aboutsummaryrefslogtreecommitdiff
path: root/model/riscv_vmem_pte.sail
diff options
context:
space:
mode:
authorJordan Carlin <jordanmcarlin@gmail.com>2024-05-18 00:37:30 -0700
committerAlasdair Armstrong <alasdair.armstrong@googlemail.com>2024-05-21 19:34:06 +0100
commitaf5c2f2647f1d4f6985f3590fb3f881de6b348cd (patch)
treeac6d27a5b19125fca02c431693273118d0c0f100 /model/riscv_vmem_pte.sail
parent5168ced75fc185567590e1fba893fdb3d30707a9 (diff)
downloadsail-riscv-af5c2f2647f1d4f6985f3590fb3f881de6b348cd.zip
sail-riscv-af5c2f2647f1d4f6985f3590fb3f881de6b348cd.tar.gz
sail-riscv-af5c2f2647f1d4f6985f3590fb3f881de6b348cd.tar.bz2
Update bitfield syntax
Diffstat (limited to 'model/riscv_vmem_pte.sail')
-rw-r--r--model/riscv_vmem_pte.sail2
1 files changed, 1 insertions, 1 deletions
diff --git a/model/riscv_vmem_pte.sail b/model/riscv_vmem_pte.sail
index dfe032c..07a94a3 100644
--- a/model/riscv_vmem_pte.sail
+++ b/model/riscv_vmem_pte.sail
@@ -128,7 +128,7 @@ function update_PTE_Bits(sv_params : SV_Params,
let pte_flags = [pte_flags with
A = 0b1,
D = (if update_d then 0b1 else pte_flags[D])];
- Some(pte[63 .. 8] @ pte_flags.bits())
+ Some(pte[63 .. 8] @ pte_flags.bits)
}
else
None()