aboutsummaryrefslogtreecommitdiff
path: root/model/riscv_vmem_common.sail
diff options
context:
space:
mode:
authorPrashanth Mundkur <prashanth.mundkur@gmail.com>2019-02-11 17:58:57 -0800
committerPrashanth Mundkur <prashanth.mundkur@gmail.com>2019-02-11 18:45:48 -0800
commitb860868ed7bc762f31d29aaea50873e596db6861 (patch)
tree315fad068e0affe670497e7c51842381f8fc8418 /model/riscv_vmem_common.sail
parentb9cccb81930ebe51f6e13621de3d9cf67f46ee6a (diff)
downloadsail-riscv-b860868ed7bc762f31d29aaea50873e596db6861.zip
sail-riscv-b860868ed7bc762f31d29aaea50873e596db6861.tar.gz
sail-riscv-b860868ed7bc762f31d29aaea50873e596db6861.tar.bz2
Handle 32-bit accesses to the mmio regions and device registers of the clint and htif.
Diffstat (limited to 'model/riscv_vmem_common.sail')
0 files changed, 0 insertions, 0 deletions