diff options
author | Prashanth Mundkur <prashanth.mundkur@gmail.com> | 2019-05-01 19:21:24 -0700 |
---|---|---|
committer | Prashanth Mundkur <prashanth.mundkur@gmail.com> | 2019-05-02 09:08:36 -0700 |
commit | e70db368638162b41a924c3b5c7df7531559af70 (patch) | |
tree | b6dd79518daa65a2e12be7ae3c9399342a4fd466 /model/riscv_step_rvfi.sail | |
parent | 8d53d096103a6f66b58e3f9707d64b6348c569e1 (diff) | |
download | sail-riscv-e70db368638162b41a924c3b5c7df7531559af70.zip sail-riscv-e70db368638162b41a924c3b5c7df7531559af70.tar.gz sail-riscv-e70db368638162b41a924c3b5c7df7531559af70.tar.bz2 |
rvfi: initialize registers between test runs.
Diffstat (limited to 'model/riscv_step_rvfi.sail')
-rw-r--r-- | model/riscv_step_rvfi.sail | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/model/riscv_step_rvfi.sail b/model/riscv_step_rvfi.sail index 2fbcd0b..ace7fe2 100644 --- a/model/riscv_step_rvfi.sail +++ b/model/riscv_step_rvfi.sail @@ -11,6 +11,7 @@ function ext_post_step_hook() -> unit = { val ext_init : unit -> unit effect {wreg} function ext_init() = { + init_base_regs(); /* these are here so that the C backend doesn't prune them out. */ rvfi_set_instr_packet(0x0000000000000000); print_bits("", rvfi_get_cmd()); |