aboutsummaryrefslogtreecommitdiff
path: root/model/riscv_insts_zks.sail
diff options
context:
space:
mode:
authorBill McSpadden <bill@riscv.org>2024-05-16 09:32:09 -0500
committerGitHub <noreply@github.com>2024-05-16 09:32:09 -0500
commit8ab3ca84cd7f97969f074e09a1617fd9b8d1e387 (patch)
treebb1579296208edd25ab3cda895f8851f2c75d95a /model/riscv_insts_zks.sail
parent6605792e014d67292c4adc936d789cdea511b3ed (diff)
parentbe1e04c00ab6b301c517039a89254b6485d315d4 (diff)
downloadsail-riscv-8ab3ca84cd7f97969f074e09a1617fd9b8d1e387.zip
sail-riscv-8ab3ca84cd7f97969f074e09a1617fd9b8d1e387.tar.gz
sail-riscv-8ab3ca84cd7f97969f074e09a1617fd9b8d1e387.tar.bz2
Merge branch 'master' into master
Diffstat (limited to 'model/riscv_insts_zks.sail')
-rw-r--r--model/riscv_insts_zks.sail8
1 files changed, 4 insertions, 4 deletions
diff --git a/model/riscv_insts_zks.sail b/model/riscv_insts_zks.sail
index 002857a..2cb44f1 100644
--- a/model/riscv_insts_zks.sail
+++ b/model/riscv_insts_zks.sail
@@ -15,10 +15,10 @@ union clause ast = SM3P0 : (regidx, regidx)
union clause ast = SM3P1 : (regidx, regidx)
mapping clause encdec = SM3P0 (rs1, rd) if haveZksh()
- <-> 0b00 @ 0b01000 @ 0b01000 @ rs1 @ 0b001 @ rd @ 0b0010011
+ <-> 0b00 @ 0b01000 @ 0b01000 @ rs1 @ 0b001 @ rd @ 0b0010011 if haveZksh()
mapping clause encdec = SM3P1 (rs1, rd) if haveZksh()
- <-> 0b00 @ 0b01000 @ 0b01001 @ rs1 @ 0b001 @ rd @ 0b0010011
+ <-> 0b00 @ 0b01000 @ 0b01001 @ rs1 @ 0b001 @ rd @ 0b0010011 if haveZksh()
mapping clause assembly = SM3P0 (rs1, rd) <->
"sm3p0" ^ spc() ^ reg_name(rd) ^ sep() ^ reg_name(rs1)
@@ -49,10 +49,10 @@ union clause ast = SM4ED : (bits(2), regidx, regidx, regidx)
union clause ast = SM4KS : (bits(2), regidx, regidx, regidx)
mapping clause encdec = SM4ED (bs, rs2, rs1, rd) if haveZksed()
- <-> bs @ 0b11000 @ rs2 @ rs1 @ 0b000 @ rd @ 0b0110011
+ <-> bs @ 0b11000 @ rs2 @ rs1 @ 0b000 @ rd @ 0b0110011 if haveZksed()
mapping clause encdec = SM4KS (bs, rs2, rs1, rd) if haveZksed()
- <-> bs @ 0b11010 @ rs2 @ rs1 @ 0b000 @ rd @ 0b0110011
+ <-> bs @ 0b11010 @ rs2 @ rs1 @ 0b000 @ rd @ 0b0110011 if haveZksed()
mapping clause assembly = SM4ED (bs, rs2, rs1, rd) <->
"sm4ed" ^ spc() ^ reg_name(rd) ^ sep() ^ reg_name(rs1) ^ sep() ^ reg_name(rs2) ^ sep() ^ hex_bits_2(bs)