blob: ca44f0b8cee424b711501f8a136fab409f2843b6 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
|
# SPDX-License-Identifier: GPL-2.0-or-later
# Trion® T20 BGA256 Development Kit
# https://www.efinixinc.com/docs/trion20-devkit-ug-v1.5.pdf
#
# works after power cycle or pushing sw1.
# it is because we cannot control CDONE which is connected to ftdi channel 0
# note from an006: For JTAG programming, T4, T8, T13, and T20 FPGAs use the
# CRESET_N and SS_N pins in addition to the standard JTAG pins.
adapter driver ftdi
ftdi vid_pid 0x0403 0x6010
ftdi channel 1
ftdi layout_init 0x0008 0x008b
reset_config none
transport select jtag
adapter speed 6000
source [find fpga/efinix_trion.cfg]
#openocd -f board/trion_t20_bga256.cfg -c "init" -c "pld load trion.pld outflow/trion_blinker.bit"
#ipdbg create-hub trion.ipdbghub -tap trion.tap -ir 0x8
#trion.ipdbghub ipdbg start -tool 0 -port 5555
set JTAGSPI_CHAIN_ID trion.pld
source [find cpld/jtagspi.cfg]
#jtagspi_init trion.pld "trion_jtagspi/outflow/trion_jtagspi.bit" 0xAB
#jtagspi_program trion_blinker/outflow/trion_blinker.bin 0
|
