blob: 02eca932df3d2c83ed4c8bb92f93659dc22445bc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
/***************************************************************************
* Copyright (C) 2015 Paul Fertser <fercerpav@gmail.com> *
***************************************************************************/
#ifndef OPENOCD_TARGET_ARMV7M_TRACE_H
#define OPENOCD_TARGET_ARMV7M_TRACE_H
#include <helper/command.h>
#include <target/target.h>
/**
* @file
* Holds the interface to ITM and DWT configuration functions.
*/
enum itm_ts_prescaler {
ITM_TS_PRESCALE1, /**< no prescaling for the timestamp counter */
ITM_TS_PRESCALE4, /**< refclock divided by 4 for the timestamp counter */
ITM_TS_PRESCALE16, /**< refclock divided by 16 for the timestamp counter */
ITM_TS_PRESCALE64, /**< refclock divided by 64 for the timestamp counter */
};
struct armv7m_trace_config {
/** Bitmask of currently enabled ITM stimuli */
uint32_t itm_ter[8];
/** Identifier for multi-source trace stream formatting */
unsigned int trace_bus_id;
/** Prescaler for the timestamp counter */
enum itm_ts_prescaler itm_ts_prescale;
/** Enable differential timestamps */
bool itm_diff_timestamps;
/** Enable async timestamps model */
bool itm_async_timestamps;
/** Enable synchronisation packet transmission (for sync port only) */
bool itm_synchro_packets;
};
extern const struct command_registration armv7m_trace_command_handlers[];
/**
* Configure hardware accordingly to the current ITM target settings
*/
int armv7m_trace_itm_config(struct target *target);
#endif /* OPENOCD_TARGET_ARMV7M_TRACE_H */
|
