aboutsummaryrefslogtreecommitdiff
path: root/contrib/firmware/angie/c/include/io.h
blob: 35afa626f756b2f2a9c7380f602d45c656109da9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
/* SPDX-License-Identifier: GPL-2.0-or-later */
/****************************************************************************
    File : io.h                                                             *
    Contents : input/output declaration header file for NanoXplore          *
    USB-JTAG ANGIE adapter hardware.                                        *
    Based on openULINK project code by: Martin Schmoelzer.                  *
    Copyright 2023, Ahmed Errached BOUDJELIDA, NanoXplore SAS.              *
    <aboudjelida@nanoxplore.com>                                            *
	<ahmederrachedbjld@gmail.com>											*
*****************************************************************************/

#ifndef __IO_H
#define __IO_H

#include "reg_ezusb.h"

/***************************************************************************
 *  JTAG Signals:                                                          *
 ***************************************************************************
 * TMS ....... Test Mode Select                                            *
 * TCK ....... Test Clock                                                  *
 * TDI ....... Test Data Input  (from device point of view, not JTAG       *
 *             adapter point of view!)                                     *
 * TDO ....... Test Data Output (from device point of view, not JTAG       *
 *             adapter point of view!)                                     *
 * TRST ...... Test Reset: Used to reset the TAP Finite State Machine      *
 *             into the Test Logic Reset state                             *
 * SRST .....  Chip Reset                                                  *
 ***************************************************************************/

/* PORT A */
/* PA0 Not Connected */
/* PA1 Not Connected */
#define PIN_RDWR_B        IOA2
#define PIN_CSI_B         IOA3
#define PIN_INIT_B        IOA4
#define PIN_PROGRAM_B     IOA5
/* PA6 Not Connected */
/* PA7 Not Connected */

/* PORT B */
#define PIN_TRST      IOB0
#define PIN_TMS       IOB1
#define PIN_TCK       IOB2
#define PIN_TDI       IOB3
#define PIN_TDO       IOB4
#define PIN_SRST      IOB5
/* PA6 Not Connected */
/* PA7 Not Connected */

/* JTAG Signals with direction 'OUT' on port B */
/* PIN_TDI - PIN_TCK - PIN_TMS - PIN_TRST - PIN_SRST */
#define MASK_PORTB_DIRECTION_OUT (bmbit0 | bmbit1 | bmbit2 | bmbit3 | bmbit5)

/* PORT C */ // Debug:
#define PIN_T0      IOC0
#define PIN_T1      IOC1
#define PIN_T2      IOC2
#define PIN_T3      IOC3
#define PIN_T4      IOC4
/* PC5 Not Connected */
/* PC6 Not Connected */
/* PC7 Not Connected */

#endif