index
:
riscv-openocd.git
FE_402_fix
__archive__
add_macos_build
autoconf
bscan_optimization
bscan_tunnel
buf_sget
build32
busy
compliance_dev
debug-log-reg-failure
deinit
dmi_read
dmstatus_version
dsp5680_build
eclipse_memory_read
eclipse_multicore_fix
examine_command
examine_unavailable_harts
examine_unavailable_harts_backup
examine_unavailable_harts_rebase
examine_unavailable_harts_squash
fence_i_fix_for_release
fix-halt-reason-after-singlestep
fix_macbuild
gd32vf103
gdb_next_port
gitignore-build
global
halt_examine
haltreq
hypervisor_translate
jlink
log_output
macbuild
macro
manual_hwbp
master
mem64
mpsse_flush
multicore
new_bscan_approach
newprogram
nohartstatus
old_fixes_and_eclipse_memory_read
old_triggers
print_port
race
rbb_cleanup
regcache
regression_test_janmat_experim
release
remove-slot_t-from-riscv-013
reset_test
reverse-resume-order
riscv
riscv-batch-cleanup
riscv-compliance
riscv-compliance-dev
s2_increment
sba_tests
set_group
static
travis-nop
update_defines
us_xds110
vector2
winbuild
wip
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tcl
/
target
/
ti_k3.cfg
Age
Commit message (
Expand
)
Author
Files
Lines
2023-12-24
tcl/target/ti_k3: Add J722S SoC
Nishanth Menon
1
-0
/
+11
2023-11-11
tcl/target/ti_k3: Add AM273 SoC
Nishanth Menon
1
-0
/
+21
2023-11-11
tcl/target/ti_k3: Add AM263 SoC
Nishanth Menon
1
-0
/
+18
2023-11-11
tcl/target/ti_k3: Add AM243 SoC
Nishanth Menon
1
-0
/
+9
2023-11-11
tcl/target/ti_k3: Sort the SoC documentation alphabetically
Nishanth Menon
1
-10
/
+10
2023-11-11
tcl/target/ti_k3: Make Cortex-A processors optional
Nishanth Menon
1
-16
/
+18
2023-11-11
tcl/target/ti_k3: Convert memory access ap port num as a variable
Nishanth Menon
1
-1
/
+4
2023-11-11
tcl/target/ti_k3: Convert Cortex-R5 ap port num as a variable
Nishanth Menon
1
-2
/
+3
2023-11-11
tcl/target/ti_k3: Convert sysctrl ap port num as a variable
Nishanth Menon
1
-2
/
+5
2023-10-07
tcl/target/ti_k3: Add AXI-AP port for direct SoC memory map access
Nishanth Menon
1
-0
/
+3
2023-10-07
tcl/target/ti_k3: Introduce RTOS array variable to set various CPU RTOSes
Nishanth Menon
1
-4
/
+17
2023-10-07
tcl/target/ti_k3: Add coreid identification to SMP processors
Dubravko Srsan
1
-1
/
+1
2023-10-07
tcl/target/ti_k3: Fix smp target description
Dubravko Srsan
1
-1
/
+1
2023-09-23
tcl/target/ti_k3: Add AM62P SoC
Nishanth Menon
1
-2
/
+11
2023-09-23
tcl/target/ti_k3: Add J784s4 SoC
Nishanth Menon
1
-0
/
+33
2023-09-23
tcl/target/ti_k3: Set _CHIPNAME in one place
Nishanth Menon
1
-7
/
+2
2023-08-26
tcl/board: Add j721e native swd configuration
Kaelin Laundry
1
-0
/
+10
2023-08-26
tcl/board: Add am625 native swd configuration
Nishanth Menon
1
-0
/
+29
2023-08-26
tcl/target/ti_k3: Add AM62A7 SoC
Jason Kacines
1
-0
/
+23
2023-08-26
tcl/target/ti_k3: Add missing documentation for supported SoCs
Jason Kacines
1
-0
/
+4
2022-10-08
tcl/target/ti_k3: Handle swd vs jtag
Nishanth Menon
1
-1
/
+4
2022-03-12
tcl/target/ti_k3: Add AM625 SoC
Nishanth Menon
1
-0
/
+25
2022-03-12
tcl/target/ti_k3: Add J721S2 SoC
Nishanth Menon
1
-0
/
+20
2022-03-12
tcl/target/ti_k3: Add a gdb-attach event hook for armv8 and simplify startup ...
Nishanth Menon
1
-11
/
+28
2022-03-12
tcl/target/ti_k3: Add a gdb-attach event hook for r5 and simplify startup fun...
Nishanth Menon
1
-34
/
+16
2022-03-12
tcl/target/ti_k3: Rename R5 targets to be more descriptive
Nishanth Menon
1
-23
/
+12
2022-03-12
tcl/target/ti_k3: Rename m4 target as general purpose mcu
Nishanth Menon
1
-17
/
+17
2022-03-12
tcl/target/ti_k3: Rename m3 target as sysctrl
Nishanth Menon
1
-16
/
+16
2022-03-12
tcl/target/ti_k3: Add a gdb-attach event hook for m3 and m4
Nishanth Menon
1
-0
/
+12
2022-03-12
tcl/target/ti_k3: Remove args from m3 and m4_up
Nishanth Menon
1
-2
/
+2
2021-03-10
tcl/target: Add K3 basic support
Nishanth Menon
1
-0
/
+256