aboutsummaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)AuthorFilesLines
2018-10-19Merge eclipse_memory_read into old_fixes_and_eclipse_memory_readold_fixes_and_eclipse_memory_readcgsfv2-45/+80
2018-10-19Removing logging statement againcgsfv1-2/+0
2018-10-19Extended execute_fence to handle all hartscgsfv1-20/+33
2018-10-19Extended handling of rtos_hart_id and clearing of register cachecgsfv1-7/+28
2018-10-19Extended some packet handlingcgsfv1-1/+7
2018-10-19Removed halt event when attaching to targetcgsfv1-1/+0
2018-10-19Added logging statementcgsfv1-0/+4
2018-10-19Changed logging levelcgsfv1-7/+7
2018-10-18dmi_scan() allocate bytes depending on abits value (#307)Tim Newsome1-3/+7
2018-10-18Fix segfault in riscv_deinit_target(). (#306)Tim Newsome1-6/+11
2018-09-17Corrected wrong C syntaxcgsfv1-1/+1
2018-09-17Use LOG_DEBUG for debug messages: Discard unexpected charcgsfv1-1/+1
2018-09-17Read memory words individually if burst read failscgsfv1-44/+79
2018-09-17Update mpsse.cmpsse_flushMegan Wachs1-0/+1
2018-09-12Add wall clock timeout to mpsse_flush()Tim Newsome1-0/+6
2018-09-06Don't report exact watchpoint to gdb. (#300)Tim Newsome1-1/+5
2018-08-31More style fixesRyan Macdonald1-1/+1
2018-08-31Style fixesRyan Macdonald1-5/+4
2018-08-31Add pass message for SBA and compliance testsRyan Macdonald1-14/+42
2018-08-31Merge remote-tracking branch 'origin/riscv' into sba_testssba_testsMegan Wachs46-2/+12185
2018-08-30Merge pull request #298 from riscv/jimtcl-mirrorAndrew Waterman41-0/+11697
2018-08-30riscv-compliance: fix comment typoriscv-complianceMegan Wachs1-1/+1
2018-08-30riscv-compliance: fix whitespaceMegan Wachs1-25/+25
2018-08-30riscv-compliance: incorporate review feedbackMegan Wachs1-123/+108
2018-08-29Flatten libjaylink submoduleAndrew Waterman41-0/+11697
2018-08-29Fix typo.Tim Newsome1-1/+1
2018-08-29Fix strange merge.Tim Newsome1-2/+0
2018-08-29Merge branch 'riscv' into sba_testsTim Newsome179-3694/+18287
2018-08-29Merge remote-tracking branch 'origin/riscv' into riscv-compliance-rebaseMegan Wachs86-1461/+10118
2018-08-29Add command to expose custom registers (#293)Tim Newsome3-42/+140
2018-08-28Fix gdb_signal_reply() allocating too small buffer (#296)Tim Newsome1-2/+2
2018-08-27Match on qC, but not qCRC. (#294)Tim Newsome1-1/+1
2018-08-27Handle hardware watchpoints hit by RV32 loads and stores (#291)craigblackmore3-1/+86
2018-08-27Handle the qC packet (#292)craigblackmore1-0/+7
2018-08-23Switch active rtos thread on any hart halt. (#290)Dmitry Ryzhov1-0/+1
2018-08-20From upstream (#286)Tim Newsome59-401/+3122
2018-08-20Remove unused variable. (#284)Tim Newsome1-2/+0
2018-08-08Update s25fl256 flash device id, cypress now. (#285)Ken Zhang1-0/+1
2018-08-06Fix target not halting when GDB jumps to a hardware breakpoint (#283)craigblackmore1-12/+0
2018-07-19Merge pull request #277 from riscv/fespi_freeTim Newsome1-1/+2
2018-07-18Mimic openrisc Makefile structureTim Newsome2-10/+20
2018-07-17Merge pull request #275 from riscv/cleanupTim Newsome2-2/+3
2018-07-17Merge pull request #279 from riscv/work_areaTim Newsome3-52/+40
2018-07-16Use work area instead of riscv-specific configTim Newsome3-52/+40
2018-07-12Define free_driver_priv for fespi flash driverTim Newsome1-1/+2
2018-06-25Revert unnecessary change.Tim Newsome2-2/+3
2018-06-20Explain why reg_cache_values isn't per-hart.Tim Newsome1-1/+3
2018-06-12Merge pull request #266 from gnu-mcu-eclipse/semihostingTim Newsome5-0/+270
2018-06-12target/riscv: fix trailing spacesLiviu Ionescu1-10/+10
2018-06-12target/riscv: explain why `arm` commands are usedLiviu Ionescu1-0/+13
generated by cgit v1.1 at 2024-10-12 14:31:27 +0000