aboutsummaryrefslogtreecommitdiff
path: root/src/target
AgeCommit message (Expand)AuthorFilesLines
2018-12-12esirisc: support eSi-TraceSteven Stallion7-78/+1456
2018-12-12armv7a_mmu: s/LOG_ERROR/LOG_WARNING/ on address translation failureAntonio Borneo1-2/+4
2018-11-18target/image: Add support for S6 record in Motorola SREC filesBohdan Tymkiv1-2/+2
2018-11-13Permit null target on TCL connectionChristopher Head2-3/+9
2018-11-08armv7a: ARMv7-A MMU toolsMatthias Welwarsky6-171/+491
2018-11-06target/cortex_a: remove duplicate code to read target registersAntonio Borneo3-160/+9
2018-11-06target/arm_dpm: uniform names of exported functionsAntonio Borneo3-16/+16
2018-11-06target/cortex_a: remove buggy memory AP accessesAntonio Borneo2-142/+10
2018-11-06target/cortex_a: remove unused code controlled by "fast_reg_read"Antonio Borneo2-84/+6
2018-11-03arm_adi_v5: do not deactivate power domains while trying to clear sticky errorAntonio Borneo1-2/+21
2018-10-28target/target.c: adding keep_alive() to while loop.Kevin Gillespie1-0/+3
2018-10-27target/cortex_a: fix temporary breakpoint during stepAntonio Borneo1-0/+1
2018-10-27target/arm_adi_v5: fix sync CSW cache on apreg writeAntonio Borneo1-2/+4
2018-10-16esirisc: support eSi-RISC targetsSteven Stallion8-2/+2737
2018-10-16gdb_server: add support for architecture elementSteven Stallion3-0/+23
2018-10-16register: support non-existent registersSteven Stallion2-4/+15
2018-10-01gdb_server: avoid gdb server for virtual targetsAntonio Borneo2-0/+17
2018-09-25target/cortex_m: fix typoChristopher Head1-3/+3
2018-09-13arm_adi_v5: remove useless cast to intAntonio Borneo1-1/+1
2018-09-12target/cortex_a: poll all targets in SMP node after haltAntonio Borneo1-0/+34
2018-09-10target/mem_ap: generic mem-ap targetMatthias Welwarsky3-1/+185
2018-09-07gdb_server: add per target option "-gdb-port"Antonio Borneo2-0/+23
2018-09-07adi_v5: enforce check on AP number valueAntonio Borneo5-11/+22
2018-08-22target: armv8: Ensure target is halted for virt2physGuido Günther1-0/+5
2018-08-14target/riscv/riscv-011: fix compile warning about uninitialized variableSvetoslav Enchev1-0/+2
2018-08-14target/cortex_m: restore C_MASKINTS after resetChristopher Head1-2/+5
2018-08-08target/armv7a_cache: add gdb keep-alive and fix a missing dpm finishAntonio Borneo1-4/+23
2018-08-06target/cortex_a: allow command dacrfixup during init phaseAntonio Borneo1-1/+1
2018-08-06target/arm_adi_v5: allow commands apsel and apcsw during init phaseAntonio Borneo1-18/+6
2018-08-01target/cortex_m: fix incorrect commentChristopher Head1-1/+1
2018-08-01target/arm_adi_v5: add command "dpreg"Antonio Borneo1-0/+39
2018-08-01target/riscv: fix compile error with gcc 8.1.1Antonio Borneo1-0/+1
2018-07-31mips_m4k: add optional reset handlerOleksij Rempel1-0/+2
2018-07-27target/cortex_a: fix compile error for uninitialized variablePaul Bartholomew1-1/+1
2018-07-25target/cortex_m: make a variable localChristopher Head1-14/+14
2018-07-24cortex_a: fix virt2phys when mmu is disabledMatthias Welwarsky1-0/+14
2018-07-24Add RISC-V support.Tim Newsome17-1/+12155
2018-07-24arm_adi_v5: put SWJ-DP back to JTAG mode at exitAntonio Borneo3-0/+19
2018-07-22armv7a: read ttbcr and ttb0/1 at every entry in debug stateAntonio Borneo3-6/+5
2018-07-20target/aarch64: Call aarch64_init_debug_access() earlier in aarch64_deassert_...Dennis Ostermann1-3/+5
2018-07-19target/armv7m_trace: Use prefix for enumsMarc Schink3-17/+17
2018-07-19target/armv7m_trace: Fix typo in enumMarc Schink1-2/+2
2018-07-18target: Fix segfault for 'mem2array'Marc Schink1-1/+2
2018-07-18Avoid null target->semihosting references.Liviu Ionescu3-6/+9
2018-07-13target/image: make i/j unsigned to avoid ubsan runtime errorCody Schafer1-2/+1
2018-07-13target: armv8: Avoid semihosting segfault on haltAndreas Färber1-1/+1
2018-07-13GDB fileIO stdout supportOmair Javaid1-5/+19
2018-07-13Add ARM v8 AArch64 semihosting supportOmair Javaid5-22/+112
2018-07-09target: fix 'bp' command help messageAntonio Borneo1-1/+1
2018-07-03target/cortex_m: return error if breakpoint address is out of rangeAntonio Borneo1-0/+4
generated by cgit v1.1 at 2024-10-21 08:19:23 +0000