aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2018-06-06Update debug defines to match specTim Newsome3-300/+324
2018-06-06psoc5lp: Add NV Latch flash driverAndreas Färber4-0/+344
2018-06-06flash/nor/psoc5lp: fix bad commit 2d5f2ede55150235352773a976166c3ab68297bcTomas Vanek1-27/+39
2018-06-06drivers: xds110: Remove unnecessary and deprecated libusb function.Edward Fewell1-6/+2
2018-06-06psoc5lp: Add EEPROM flash driverAndreas Färber4-0/+285
2018-06-06flash/nor: Add PSoC 5LP flash driverAndreas Färber6-2/+1036
2018-06-06flash/nor: Add support for TI CC3220SF internal flashEdward Fewell13-54/+804
2018-06-06Fix Semihosting FileIO for targets using vcont packetOmair Javaid1-0/+2
2018-06-06target/target.c: free semihosting memberLiviu Ionescu1-0/+3
2018-06-05Fix libusb-1.0.22 deprecated libusb_set_debug with libusb_set_optionKhem Raj1-1/+4
2018-06-05target/cortex_m: constify some variablesChristopher Head1-4/+4
2018-06-05flash/nor/virtual: copy missing fields from master flash_bank structureBohdan Tymkiv1-0/+5
2018-06-05flash/nor/core: fix double-free crash with 'virtual' flash banksBohdan Tymkiv1-2/+10
2018-06-04Merge pull request #262 from riscv/from_upstreamTim Newsome16-82/+84
2018-06-04breakpoints: simplify the test to find a breakpointAntonio Borneo1-5/+2
2018-06-04target: fix syntax in help messageAntonio Borneo1-3/+1
2018-06-04target: aarch64: Adding mcr, mrc 32-bit coprocesor read/write supportKamal Dasu1-0/+153
2018-06-04Rework/update ARM semihostingLiviu Ionescu13-747/+1895
2018-05-31jtag: drivers: sysfsgpio: lift upper gpio number limitPaul Fertser1-4/+4
2018-05-31jtag/drivers: Add support for TI XDS110 debug probeEdward Fewell7-2/+2009
2018-05-30Merge branch 'master' into from_upstreamTim Newsome16-82/+84
2018-05-30Fix warnings exposed by GCC8Paul Fertser4-10/+12
2018-05-25Merge pull request #261 from riscv/trigger_enumv20180629Tim Newsome3-5/+19
2018-05-22Merge remote-tracking branch 'origin/trigger_enum' into riscv-complianceriscv-compliance-devMegan Wachs3-5/+19
2018-05-22Merge remote-tracking branch 'origin/riscv' into riscv-complianceMegan Wachs74-913/+1614
2018-05-22Merge pull request #257 from riscv/commentTim Newsome2-0/+8
2018-05-22Delay trigger enumeration until it's required.Tim Newsome3-5/+19
2018-05-22Merge pull request #260 from dlrobertson/fix_segfaultTim Newsome1-3/+10
2018-05-22Fix posible null deref in get_target_typeDan Robertson1-3/+10
2018-05-19configure.ac: Fix required libjaylink versionMarc Schink1-1/+1
2018-05-17Review feedback.Tim Newsome1-1/+1
2018-05-17Comment riscv_set_register, register_write_directTim Newsome2-0/+8
2018-05-17Merge pull request #251 from riscv/from_upstreamTim Newsome73-910/+1596
2018-05-17Merge pull request #255 from riscv/reset-unexpected-checkMegan Wachs1-8/+0
2018-05-16Merge remote-tracking branch 'origin/reset-unexpected-check' into riscv-compl...Megan Wachs1-8/+0
2018-05-16riscv: remove unexpected check during resetMegan Wachs1-8/+0
2018-05-14Remove FSF address to satisfy checkpatchTim Newsome4-20/+0
2018-05-14Merge remote-tracking branch 'megan/riscv-compliance' into riscv-complianceMegan Wachs0-0/+0
2018-05-14Merge remote-tracking branch 'origin/riscv' into riscv-complianceMegan Wachs6-104/+237
2018-05-09doc: fix several typos within manual documentsAntonio Borneo11-71/+71
2018-05-08blank_check_memory prototype has changed.Tim Newsome1-17/+0
2018-05-08arm_dpm: flush both scratch registers (R0 and R1)Philipp Tomsich1-5/+7
2018-05-08doc: fix several typos in openocd.texiAntonio Borneo1-75/+75
2018-05-08ChibiOS thread states: Update thread state to label mappingFaisal Shah1-4/+3
2018-05-08psoc6: Run flash algorithm asynchronously to improve performanceBohdan Tymkiv2-142/+236
2018-05-08flash/nor, contrib/loaders: add stm32 loaders Makefile and generated .incTomas Vanek16-178/+87
2018-05-08board: add configuration for stm32f103c8 "Blue Pill"Matthias Welwarsky2-1/+23
2018-05-08tcl/target: Add Renesas R-Car R8A7790 H2 targetMarek Vasut1-0/+36
2018-05-08jtag: adapter: fix indentation in handle_interface_commandAntonio Borneo1-8/+8
2018-05-08target: add Cortex-M4 target to VF6xx targetMatthias Welwarsky1-1/+1
generated by cgit v1.1 at 2024-11-16 03:18:52 +0000