index
:
riscv-openocd.git
FE_402_fix
__archive__
add_macos_build
autoconf
bscan_optimization
bscan_tunnel
buf_sget
build32
busy
compliance_dev
debug-log-reg-failure
deinit
dmi_read
dmstatus_version
dsp5680_build
eclipse_memory_read
eclipse_multicore_fix
examine_command
examine_unavailable_harts
examine_unavailable_harts_backup
examine_unavailable_harts_rebase
examine_unavailable_harts_squash
fence_i_fix_for_release
fix-halt-reason-after-singlestep
fix_macbuild
gd32vf103
gdb_next_port
gitignore-build
global
halt_examine
haltreq
hypervisor_translate
jlink
log_output
macbuild
macro
manual_hwbp
master
mem64
mpsse_flush
multicore
new_bscan_approach
newprogram
nohartstatus
old_fixes_and_eclipse_memory_read
old_triggers
print_port
race
rbb_cleanup
regcache
regression_test_janmat_experim
release
remove-slot_t-from-riscv-013
reset_test
reverse-resume-order
riscv
riscv-batch-cleanup
riscv-compliance
riscv-compliance-dev
s2_increment
sba_tests
set_group
static
travis-nop
update_defines
us_xds110
vector2
winbuild
wip
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2018-06-25
Revert unnecessary change.
Tim Newsome
2
-2
/
+3
2018-06-20
Explain why reg_cache_values isn't per-hart.
Tim Newsome
1
-1
/
+3
2018-06-12
Merge pull request #266 from gnu-mcu-eclipse/semihosting
Tim Newsome
5
-0
/
+270
2018-06-12
target/riscv: fix trailing spaces
Liviu Ionescu
1
-10
/
+10
2018-06-12
target/riscv: explain why `arm` commands are used
Liviu Ionescu
1
-0
/
+13
2018-06-12
Merge pull request #267 from riscv/cleanup
Tim Newsome
1
-1
/
+1
2018-06-12
Revert 7927e90a42c4990fbb787b72fa2f049d49f1fdb2
Tim Newsome
1
-1
/
+1
2018-06-12
target/riscv: add semihosting support
Liviu Ionescu
5
-0
/
+257
2018-06-11
Merge pull request #265 from riscv/cleanup
Tim Newsome
1
-11
/
+0
2018-06-11
Merge pull request #264 from riscv/from_upstream
Tim Newsome
41
-823
/
+6568
2018-06-11
Remove dead code.
Tim Newsome
1
-11
/
+0
2018-06-11
Merge branch 'master' into from_upstream
Tim Newsome
41
-823
/
+6568
2018-06-08
Merge pull request #263 from riscv/hartsel
Tim Newsome
3
-300
/
+324
2018-06-06
Update debug defines to match spec
Tim Newsome
3
-300
/
+324
2018-06-06
psoc5lp: Add NV Latch flash driver
Andreas Färber
4
-0
/
+344
2018-06-06
flash/nor/psoc5lp: fix bad commit 2d5f2ede55150235352773a976166c3ab68297bc
Tomas Vanek
1
-27
/
+39
2018-06-06
drivers: xds110: Remove unnecessary and deprecated libusb function.
Edward Fewell
1
-6
/
+2
2018-06-06
psoc5lp: Add EEPROM flash driver
Andreas Färber
4
-0
/
+285
2018-06-06
flash/nor: Add PSoC 5LP flash driver
Andreas Färber
6
-2
/
+1036
2018-06-06
flash/nor: Add support for TI CC3220SF internal flash
Edward Fewell
13
-54
/
+804
2018-06-06
Fix Semihosting FileIO for targets using vcont packet
Omair Javaid
1
-0
/
+2
2018-06-06
target/target.c: free semihosting member
Liviu Ionescu
1
-0
/
+3
2018-06-05
Fix libusb-1.0.22 deprecated libusb_set_debug with libusb_set_option
Khem Raj
1
-1
/
+4
2018-06-05
target/cortex_m: constify some variables
Christopher Head
1
-4
/
+4
2018-06-05
flash/nor/virtual: copy missing fields from master flash_bank structure
Bohdan Tymkiv
1
-0
/
+5
2018-06-05
flash/nor/core: fix double-free crash with 'virtual' flash banks
Bohdan Tymkiv
1
-2
/
+10
2018-06-04
Merge pull request #262 from riscv/from_upstream
Tim Newsome
16
-82
/
+84
2018-06-04
breakpoints: simplify the test to find a breakpoint
Antonio Borneo
1
-5
/
+2
2018-06-04
target: fix syntax in help message
Antonio Borneo
1
-3
/
+1
2018-06-04
target: aarch64: Adding mcr, mrc 32-bit coprocesor read/write support
Kamal Dasu
1
-0
/
+153
2018-06-04
Rework/update ARM semihosting
Liviu Ionescu
13
-747
/
+1895
2018-05-31
jtag: drivers: sysfsgpio: lift upper gpio number limit
Paul Fertser
1
-4
/
+4
2018-05-31
jtag/drivers: Add support for TI XDS110 debug probe
Edward Fewell
7
-2
/
+2009
2018-05-30
Merge branch 'master' into from_upstream
Tim Newsome
16
-82
/
+84
2018-05-30
Fix warnings exposed by GCC8
Paul Fertser
4
-10
/
+12
2018-05-25
Merge pull request #261 from riscv/trigger_enum
v20180629
Tim Newsome
3
-5
/
+19
2018-05-22
Merge remote-tracking branch 'origin/trigger_enum' into riscv-compliance
riscv-compliance-dev
Megan Wachs
3
-5
/
+19
2018-05-22
Merge remote-tracking branch 'origin/riscv' into riscv-compliance
Megan Wachs
74
-913
/
+1614
2018-05-22
Merge pull request #257 from riscv/comment
Tim Newsome
2
-0
/
+8
2018-05-22
Delay trigger enumeration until it's required.
Tim Newsome
3
-5
/
+19
2018-05-22
Merge pull request #260 from dlrobertson/fix_segfault
Tim Newsome
1
-3
/
+10
2018-05-22
Fix posible null deref in get_target_type
Dan Robertson
1
-3
/
+10
2018-05-19
configure.ac: Fix required libjaylink version
Marc Schink
1
-1
/
+1
2018-05-17
Review feedback.
Tim Newsome
1
-1
/
+1
2018-05-17
Comment riscv_set_register, register_write_direct
Tim Newsome
2
-0
/
+8
2018-05-17
Merge pull request #251 from riscv/from_upstream
Tim Newsome
73
-910
/
+1596
2018-05-17
Merge pull request #255 from riscv/reset-unexpected-check
Megan Wachs
1
-8
/
+0
2018-05-16
Merge remote-tracking branch 'origin/reset-unexpected-check' into riscv-compl...
Megan Wachs
1
-8
/
+0
2018-05-16
riscv: remove unexpected check during reset
Megan Wachs
1
-8
/
+0
2018-05-14
Remove FSF address to satisfy checkpatch
Tim Newsome
4
-20
/
+0
[prev]
[next]