1 files changed, 66 insertions, 0 deletions
diff --git a/contrib/firmware/angie/hdl/src/angie_openocd.vhd b/contrib/firmware/angie/hdl/src/angie_openocd.vhd
new file mode 100644
index 0000000..d79c0fe
--- /dev/null
+++ b/contrib/firmware/angie/hdl/src/angie_openocd.vhd
@@ -0,0 +1,66 @@
+-- SPDX-License-Identifier: BSD-3-Clause
+----------------------------------------------------------------------------
+-- Project Context: nanoXplore USB-JTAG Adapter Board, Spartan6
+-- Design Name:     NJTAG USB-JTAG Adapter FPGA source code
+-- Module Name:     _angie_openocd.vhd
+-- Target Device:   XC6SLX9-2 TQ144
+-- Tool versions:   ISE Webpack 13.2 -> 14.2
+-- Author:          Ahmed BOUDJELIDA    nanoXplore SAS
+----------------------------------------------------------------------------
+
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.std_logic_arith.all;
+use ieee.std_logic_unsigned.all;
+library UNISIM;
+use UNISIM.VComponents.all;
+
+entity S609 is port(
+  TRST   : in std_logic;
+  TMS    : in std_logic;
+  TCK    : in std_logic;
+  TDI    : in std_logic;
+  TDO    : out std_logic;
+  SRST   : in std_logic;
+  FTP    : out std_logic_vector(7 downto 0); -- Test points
+  SI_TDO : in  std_logic;
+  ST_0   : out std_logic;
+  ST_1   : out std_logic;
+  ST_2   : out std_logic;
+  SO_TRST : out std_logic;
+  SO_TMS  : out std_logic;
+  SO_TCK  : out std_logic;
+  SO_TDI : out std_logic;
+  SO_SRST :out std_logic
+);
+end S609;
+
+architecture A_S609 of S609 is
+begin
+
+--Directions:
+ST_0 <= '0';
+ST_1 <= '1';
+
+--TDO:
+TDO <= not SI_TDO;
+
+--TRST - TCK - TMS - TDI:
+SO_TRST <= TRST;
+SO_TMS <= TMS;
+SO_TCK <= TCK;
+SO_TDI <= TDI;
+ST_2 <= SRST;
+SO_SRST <= '0';
+
+--Points de test:
+FTP(0) <= TRST;
+FTP(1) <= TMS;
+FTP(2) <= TCK;
+FTP(3) <= TDI;
+FTP(5) <= SRST;
+FTP(4) <= SI_TDO;
+FTP(6) <= '1';
+FTP(7) <= '1';
+
+end A_S609;