aboutsummaryrefslogtreecommitdiff
path: root/tcl
diff options
context:
space:
mode:
authorHsiangkai Wang <hsiangkai@gmail.com>2013-02-05 11:55:37 +0800
committerSpencer Oliver <spen@spen-soft.co.uk>2013-06-05 19:27:35 +0000
commitcf8a3c3d7075abad3c88cd604f8add4d06898abc (patch)
tree56f8b5794fd385ba7ba4a6617c214a9516a443b5 /tcl
parentceb402dc9e903d2f3f6bc8125dfed9d82b83d2d1 (diff)
downloadriscv-openocd-cf8a3c3d7075abad3c88cd604f8add4d06898abc.zip
riscv-openocd-cf8a3c3d7075abad3c88cd604f8add4d06898abc.tar.gz
riscv-openocd-cf8a3c3d7075abad3c88cd604f8add4d06898abc.tar.bz2
nds32: add new target type nds32_v2, nds32_v3, nds32_v3m
Add target code for Andes targets. Change-Id: Ibf0e1b61b06127ca7d9ed502d98d7e2aeebbbe82 Signed-off-by: Hsiangkai Wang <hsiangkai@gmail.com> Reviewed-on: http://openocd.zylin.com/1259 Tested-by: jenkins Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
Diffstat (limited to 'tcl')
-rw-r--r--tcl/board/nds32_xc5.cfg5
-rw-r--r--tcl/target/nds32v2.cfg10
-rw-r--r--tcl/target/nds32v3.cfg10
-rw-r--r--tcl/target/nds32v3m.cfg10
4 files changed, 35 insertions, 0 deletions
diff --git a/tcl/board/nds32_xc5.cfg b/tcl/board/nds32_xc5.cfg
new file mode 100644
index 0000000..7d86996
--- /dev/null
+++ b/tcl/board/nds32_xc5.cfg
@@ -0,0 +1,5 @@
+set _CPUTAPID 0x1000063d
+set _CHIPNAME nds32
+source [find target/nds32v3.cfg]
+
+jtag init
diff --git a/tcl/target/nds32v2.cfg b/tcl/target/nds32v2.cfg
new file mode 100644
index 0000000..bbf6b3a
--- /dev/null
+++ b/tcl/target/nds32v2.cfg
@@ -0,0 +1,10 @@
+#
+# Andes Core
+#
+# http://www.andestech.com
+#
+
+jtag newtap $_CHIPNAME cpu -expected-id $_CPUTAPID
+
+set _TARGETNAME $_CHIPNAME.cpu
+target create $_TARGETNAME nds32_v2 -endian little -chain-position $_TARGETNAME
diff --git a/tcl/target/nds32v3.cfg b/tcl/target/nds32v3.cfg
new file mode 100644
index 0000000..0c267cd
--- /dev/null
+++ b/tcl/target/nds32v3.cfg
@@ -0,0 +1,10 @@
+#
+# Andes Core
+#
+# http://www.andestech.com
+#
+
+jtag newtap $_CHIPNAME cpu -expected-id $_CPUTAPID
+
+set _TARGETNAME $_CHIPNAME.cpu
+target create $_TARGETNAME nds32_v3 -endian little -chain-position $_TARGETNAME
diff --git a/tcl/target/nds32v3m.cfg b/tcl/target/nds32v3m.cfg
new file mode 100644
index 0000000..169e3d1
--- /dev/null
+++ b/tcl/target/nds32v3m.cfg
@@ -0,0 +1,10 @@
+#
+# Andes Core
+#
+# http://www.andestech.com
+#
+
+jtag newtap $_CHIPNAME cpu -expected-id $_CPUTAPID
+
+set _TARGETNAME $_CHIPNAME.cpu
+target create $_TARGETNAME nds32_v3m -endian little -chain-position $_TARGETNAME