aboutsummaryrefslogtreecommitdiff
path: root/src/target/target.c
diff options
context:
space:
mode:
authorTomas Vanek <vanekt@fbl.cz>2019-10-20 09:40:34 +0200
committerAntonio Borneo <borneo.antonio@gmail.com>2020-11-15 21:05:37 +0000
commitf8453ae52cf336c337b7f135f10ed4afecf35a7c (patch)
tree7b472b480246a3519ed0de37f4394ee3957ce15f /src/target/target.c
parent109dc1975f25a36a501811e48267b17d7dc19688 (diff)
downloadriscv-openocd-f8453ae52cf336c337b7f135f10ed4afecf35a7c.zip
riscv-openocd-f8453ae52cf336c337b7f135f10ed4afecf35a7c.tar.gz
riscv-openocd-f8453ae52cf336c337b7f135f10ed4afecf35a7c.tar.bz2
target, register: allow a register hidden from gdb and 'reg' cmd
Introduce a 'hidden' flag in struct reg to support a register cache containing different views of same data: e.g. Cortex-M has primask, basepri, faultmask and control registers accessed as one word. With the hidden flag we can add an reg_list item corresponding to hw access without exposing the register to user level. All the struct reg are allocated with calloc() but one in xscale.c allocated by malloc(). Change this one to use calloc() as well to guarantee initial value hidden=false Change-Id: I8da9f5a5a60777ae7ef943a841307487bd80fc6f Signed-off-by: Tomas Vanek <vanekt@fbl.cz> Reviewed-on: http://openocd.zylin.com/5325 Tested-by: jenkins Reviewed-by: Tarek BOCHKATI <tarek.bouchkati@gmail.com> Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
Diffstat (limited to 'src/target/target.c')
-rw-r--r--src/target/target.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/target/target.c b/src/target/target.c
index 9d4fe77..3c1a633 100644
--- a/src/target/target.c
+++ b/src/target/target.c
@@ -3037,7 +3037,7 @@ COMMAND_HANDLER(handle_reg_command)
for (i = 0, reg = cache->reg_list;
i < cache->num_regs;
i++, reg++, count++) {
- if (reg->exist == false)
+ if (reg->exist == false || reg->hidden)
continue;
/* only print cached values if they are valid */
if (reg->valid) {