diff options
| author | Hsiangkai Wang <hsiangkai@gmail.com> | 2013-11-04 12:43:12 +0800 |
|---|---|---|
| committer | Spencer Oliver <spen@spen-soft.co.uk> | 2014-01-15 12:40:42 +0000 |
| commit | 94d64ccaebd3df17f5873c076fc08ca97088cb1e (patch) | |
| tree | bf59fb3d3370c8bbd630ccc76b94d24eb952d546 /src/target/nds32_v2.c | |
| parent | ee019bf5f896912761d4b16516bf562f9ffe52da (diff) | |
| download | riscv-openocd-94d64ccaebd3df17f5873c076fc08ca97088cb1e.zip riscv-openocd-94d64ccaebd3df17f5873c076fc08ca97088cb1e.tar.gz riscv-openocd-94d64ccaebd3df17f5873c076fc08ca97088cb1e.tar.bz2 | |
Conform to C99 integer types format specifiers
Review and modify to conform to C99 integer types format specifiers.
Use arm-none-eabi toolchain to build successfully.
Change-Id: If855072a8f88886809309155ac6d031dcfcbc4b2
Signed-off-by: Hsiangkai Wang <hsiangkai@gmail.com>
Signed-off-by: Hsiangkai <hsiangkai@gmail.com>
Reviewed-on: http://openocd.zylin.com/1794
Tested-by: jenkins
Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
Diffstat (limited to 'src/target/nds32_v2.c')
| -rw-r--r-- | src/target/nds32_v2.c | 16 |
1 files changed, 8 insertions, 8 deletions
diff --git a/src/target/nds32_v2.c b/src/target/nds32_v2.c index 24f5108..ac2aad0 100644 --- a/src/target/nds32_v2.c +++ b/src/target/nds32_v2.c @@ -114,7 +114,7 @@ static int nds32_v2_activate_hardware_breakpoint(struct target *target) /* enable breakpoint (physical address) */ aice_write_debug_reg(aice, NDS_EDM_SR_BPC0 + hbr_index, 0xA); - LOG_DEBUG("Add hardware BP %d at %08" PRIx32, hbr_index, + LOG_DEBUG("Add hardware BP %" PRId32 " at %08" PRIx32, hbr_index, bp->address); hbr_index++; @@ -141,7 +141,7 @@ static int nds32_v2_deactivate_hardware_breakpoint(struct target *target) else return ERROR_FAIL; - LOG_DEBUG("Remove hardware BP %d at %08" PRIx32, hbr_index, + LOG_DEBUG("Remove hardware BP %" PRId32 " at %08" PRIx32, hbr_index, bp->address); hbr_index++; @@ -186,7 +186,7 @@ static int nds32_v2_activate_hardware_watchpoint(struct target *target) /* set value */ aice_write_debug_reg(aice, NDS_EDM_SR_BPV0 + wp_num, 0); - LOG_DEBUG("Add hardware wathcpoint %d at %08" PRIx32 " mask %08" PRIx32, wp_num, + LOG_DEBUG("Add hardware wathcpoint %" PRId32 " at %08" PRIx32 " mask %08" PRIx32, wp_num, wp->address, wp->mask); } @@ -206,7 +206,7 @@ static int nds32_v2_deactivate_hardware_watchpoint(struct target *target) /* disable watchpoint */ aice_write_debug_reg(aice, NDS_EDM_SR_BPC0 + wp_num, 0x0); - LOG_DEBUG("Remove hardware wathcpoint %d at %08" PRIx32 " mask %08" PRIx32, + LOG_DEBUG("Remove hardware wathcpoint %" PRId32 " at %08" PRIx32 " mask %08" PRIx32, wp_num, wp->address, wp->mask); } @@ -231,7 +231,7 @@ static int nds32_v2_check_interrupt_stack(struct nds32_v2_common *nds32_v2) nds32->current_interrupt_level = (val_ir0 >> 1) & 0x3; if (nds32_reach_max_interrupt_level(nds32)) { - LOG_ERROR("<-- TARGET ERROR! Reaching the max interrupt stack level %d. -->", + LOG_ERROR("<-- TARGET ERROR! Reaching the max interrupt stack level %" PRIu32 ". -->", nds32->current_interrupt_level); /* decrease interrupt level */ @@ -427,7 +427,7 @@ static int nds32_v2_add_breakpoint(struct target *target, LOG_WARNING("<-- TARGET WARNING! Insert too many hardware " "breakpoints/watchpoints! The limit of " "combined hardware breakpoints/watchpoints " - "is %d. -->", nds32_v2->n_hbr); + "is %" PRId32 ". -->", nds32_v2->n_hbr); return ERROR_TARGET_RESOURCE_NOT_AVAILABLE; } @@ -486,7 +486,7 @@ static int nds32_v2_add_watchpoint(struct target *target, if (nds32_v2->n_hbr <= nds32_v2->next_hbr_index) { LOG_WARNING("<-- TARGET WARNING! Insert too many hardware " "breakpoints/watchpoints! The limit of " - "combined hardware breakpoints/watchpoints is %d. -->", nds32_v2->n_hbr); + "combined hardware breakpoints/watchpoints is %" PRId32 ". -->", nds32_v2->n_hbr); return ERROR_TARGET_RESOURCE_NOT_AVAILABLE; } @@ -626,7 +626,7 @@ static int nds32_v2_examine(struct target *target) nds32_v2->next_hbr_index = 0; - LOG_INFO("%s: total hardware breakpoint %d", target_name(target), + LOG_INFO("%s: total hardware breakpoint %" PRId32, target_name(target), nds32_v2->n_hbr); nds32->target->state = TARGET_RUNNING; |