diff options
author | Tomas Vanek <vanekt@fbl.cz> | 2018-12-07 17:00:12 +0100 |
---|---|---|
committer | Tomas Vanek <vanekt@fbl.cz> | 2018-12-19 13:14:09 +0000 |
commit | cb5c6477f53c352d5997f84fae6d527d9f2557e7 (patch) | |
tree | 163ab32b8ff97cd84de53e73de9f2d6e68e78a7d /src/target/cortex_m.h | |
parent | 651998e33771bdad56873e3e70bd875104ca1d12 (diff) | |
download | riscv-openocd-cb5c6477f53c352d5997f84fae6d527d9f2557e7.zip riscv-openocd-cb5c6477f53c352d5997f84fae6d527d9f2557e7.tar.gz riscv-openocd-cb5c6477f53c352d5997f84fae6d527d9f2557e7.tar.bz2 |
target/cortex_m: do not use VECTRESET on Cortex-M0, M0+ and M1
Cortex-M0, M0+ and M1 do not support VECTRESET bit in AIRCR.
Without this change the 'reset' command silently fails if VECTRESET
is requested.
Detect these cores, show warning if VECTRESET is about to use
and use SYSRESETREQ instead.
Change-Id: Ief174373e3ef0e6b287c57911c0aca4dfa8209f2
Signed-off-by: Tomas Vanek <vanekt@fbl.cz>
Reviewed-on: http://openocd.zylin.com/4794
Tested-by: jenkins
Reviewed-by: Jean-Christian de Rivaz <jcamdr70@gmail.com>
Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
Diffstat (limited to 'src/target/cortex_m.h')
-rw-r--r-- | src/target/cortex_m.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/target/cortex_m.h b/src/target/cortex_m.h index 2daf4cb..22d9735 100644 --- a/src/target/cortex_m.h +++ b/src/target/cortex_m.h @@ -184,6 +184,7 @@ struct cortex_m_common { struct reg_cache *dwt_cache; enum cortex_m_soft_reset_config soft_reset_config; + bool vectreset_supported; enum cortex_m_isrmasking_mode isrmasking_mode; |