aboutsummaryrefslogtreecommitdiff
path: root/src/target/cortex_m.c
diff options
context:
space:
mode:
authorAntonio Borneo <borneo.antonio@gmail.com>2020-10-21 16:12:27 +0200
committerAntonio Borneo <borneo.antonio@gmail.com>2020-11-15 21:08:14 +0000
commitd811d2838b9edc230946a308917aedc28c9d111e (patch)
tree8e394acc0056e934b9fbd631160cd2c3d34e1f8b /src/target/cortex_m.c
parent4d336e8ffb7507f893640d344326b46f4bd8762d (diff)
downloadriscv-openocd-d811d2838b9edc230946a308917aedc28c9d111e.zip
riscv-openocd-d811d2838b9edc230946a308917aedc28c9d111e.tar.gz
riscv-openocd-d811d2838b9edc230946a308917aedc28c9d111e.tar.bz2
cortex_m: use the new enum ARMV7M_REGSEL_name
Register xPSR is indexed directly with its value 16 or with the incorrect enum ARMV7M_xPSR. Replace them with the new enum ARMV7M_REGSEL_xPSR. Change-Id: I86600e7f78e39002ce45f66d4792d5067c1f541b Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com> Reviewed-on: http://openocd.zylin.com/5873 Tested-by: jenkins Reviewed-by: Tomas Vanek <vanekt@fbl.cz>
Diffstat (limited to 'src/target/cortex_m.c')
-rw-r--r--src/target/cortex_m.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/target/cortex_m.c b/src/target/cortex_m.c
index 72a2bd3..ced7a8a 100644
--- a/src/target/cortex_m.c
+++ b/src/target/cortex_m.c
@@ -530,7 +530,7 @@ static int cortex_m_debug_entry(struct target *target)
/* For IT instructions xPSR must be reloaded on resume and clear on debug exec */
if (xPSR & 0xf00) {
r->dirty = r->valid;
- cortex_m_store_core_reg_u32(target, 16, xPSR & ~0xff);
+ cortex_m_store_core_reg_u32(target, ARMV7M_REGSEL_xPSR, xPSR & ~0xff);
}
/* Are we in an exception handler */