aboutsummaryrefslogtreecommitdiff
path: root/src/target/cortex_m.c
diff options
context:
space:
mode:
authorTarek BOCHKATI <tarek.bouchkati@gmail.com>2020-08-11 12:56:36 +0100
committerAntonio Borneo <borneo.antonio@gmail.com>2020-09-20 14:35:04 +0100
commit6e339478999bab6ae029a3b24fa79ddc698e1a4f (patch)
treee451e8cee0b5f55cd5e54ed49e4b91b17c4f7f67 /src/target/cortex_m.c
parentc20f65b63202bcf2735dbf1e8085fa978b6104c5 (diff)
downloadriscv-openocd-6e339478999bab6ae029a3b24fa79ddc698e1a4f.zip
riscv-openocd-6e339478999bab6ae029a3b24fa79ddc698e1a4f.tar.gz
riscv-openocd-6e339478999bab6ae029a3b24fa79ddc698e1a4f.tar.bz2
armv8-m: add SecureFault exception
Change-Id: I4e1963631e834b6334bc917e956c2db4464b7b08 Signed-off-by: Laurent LEMELE <laurent.lemele@st.com> Signed-off-by: Tarek BOCHKATI <tarek.bouchkati@gmail.com> Reviewed-on: http://openocd.zylin.com/5797 Tested-by: jenkins Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
Diffstat (limited to 'src/target/cortex_m.c')
-rw-r--r--src/target/cortex_m.c8
1 files changed, 8 insertions, 0 deletions
diff --git a/src/target/cortex_m.c b/src/target/cortex_m.c
index 5ea928a..62e0846 100644
--- a/src/target/cortex_m.c
+++ b/src/target/cortex_m.c
@@ -445,6 +445,14 @@ static int cortex_m_examine_exception_reason(struct target *target)
if (retval != ERROR_OK)
return retval;
break;
+ case 7: /* Secure Fault */
+ retval = mem_ap_read_u32(armv7m->debug_ap, NVIC_SFSR, &except_sr);
+ if (retval != ERROR_OK)
+ return retval;
+ retval = mem_ap_read_u32(armv7m->debug_ap, NVIC_SFAR, &except_ar);
+ if (retval != ERROR_OK)
+ return retval;
+ break;
case 11: /* SVCall */
break;
case 12: /* Debug Monitor */