aboutsummaryrefslogtreecommitdiff
path: root/src/target/armv8.c
diff options
context:
space:
mode:
authorMatthias Welwarsky <matthias.welwarsky@sysgo.com>2017-02-17 14:24:53 +0100
committerPaul Fertser <fercerpav@gmail.com>2017-02-24 09:31:52 +0000
commitbf1efe05bb71b7a6fe4ec1809a6aaa9b6073aede (patch)
tree88e13d2ea4758380bcf083b39f3d4e0215531cca /src/target/armv8.c
parente513fe949bdd0d334a373a2e0adb6d9b8c036c69 (diff)
downloadriscv-openocd-bf1efe05bb71b7a6fe4ec1809a6aaa9b6073aede.zip
riscv-openocd-bf1efe05bb71b7a6fe4ec1809a6aaa9b6073aede.tar.gz
riscv-openocd-bf1efe05bb71b7a6fe4ec1809a6aaa9b6073aede.tar.bz2
aarch64: run control rework
This patch contains a major overhaul of the target run control, mainly for the sake of satisfying gdbs ideas of how a target should respond to various control requests for the debugger. The changes allow gdb a slightly better control on how cores are stepped: a core can be single-stepped while other cores remain halted or continue normal execution until the single-stepped core halts again. Also, on any halting event (user command or breakpoint) the system is brought into a stable state with all cores halted before the halt is signaled to the debugger. This patch also transitions the target code to make use of the new CTI abstraction instead of accessing CTI registers directly. Change-Id: I8ddc9abb119e04580d671b57ee12240c3f5070a0 Signed-off-by: Matthias Welwarsky <matthias.welwarsky@sysgo.com> Reviewed-on: http://openocd.zylin.com/3993 Tested-by: jenkins Reviewed-by: Paul Fertser <fercerpav@gmail.com>
Diffstat (limited to 'src/target/armv8.c')
0 files changed, 0 insertions, 0 deletions