aboutsummaryrefslogtreecommitdiff
path: root/src/target/arm.h
diff options
context:
space:
mode:
authorMatthias Welwarsky <matthias.welwarsky@sysgo.com>2017-02-27 17:10:19 +0100
committerMatthias Welwarsky <matthias@welwarsky.de>2018-01-16 09:05:41 +0000
commitb3d29cb5441ee5d38e8f7b561a58f03eb269dbe4 (patch)
tree2b0d763407ddac3be85ff4b7596e315b1fcb3eb3 /src/target/arm.h
parentf7836bbc75586666d639edd1cf39a871c434d980 (diff)
downloadriscv-openocd-b3d29cb5441ee5d38e8f7b561a58f03eb269dbe4.zip
riscv-openocd-b3d29cb5441ee5d38e8f7b561a58f03eb269dbe4.tar.gz
riscv-openocd-b3d29cb5441ee5d38e8f7b561a58f03eb269dbe4.tar.bz2
aarch64: add 'maskisr' command
Allow to configure ISR masking during single-step and add handling for stepping over WFI with ISR masked. Change-Id: I7918be7bcda6a1d9badac44fc36c59b52f662fef Signed-off-by: Matthias Welwarsky <matthias.welwarsky@sysgo.com> Reviewed-on: http://openocd.zylin.com/4023 Tested-by: jenkins Reviewed-by: Matthias Welwarsky <matthias@welwarsky.de>
Diffstat (limited to 'src/target/arm.h')
0 files changed, 0 insertions, 0 deletions