diff options
| author | Marc Schink <dev@zapb.de> | 2023-05-13 12:24:04 +0200 |
|---|---|---|
| committer | Antonio Borneo <borneo.antonio@gmail.com> | 2023-12-30 13:13:24 +0000 |
| commit | a90b1642ec1c5dc12c7d9d2af806efee582f7b19 (patch) | |
| tree | 7e61f4f993122e3b8e4cf295c1cf15e2b0dbfd28 /doc | |
| parent | 5394e5b762ec01bef6bd5b00faa63b3361599e24 (diff) | |
| download | riscv-openocd-a90b1642ec1c5dc12c7d9d2af806efee582f7b19.zip riscv-openocd-a90b1642ec1c5dc12c7d9d2af806efee582f7b19.tar.gz riscv-openocd-a90b1642ec1c5dc12c7d9d2af806efee582f7b19.tar.bz2 | |
flash/nor/stm32f1x: Add support for Geehy APM32F0 series
Tested with APM32F030C8T.
Change-Id: I63cd8b66424135dae481a96ba560e6f0b1f9544e
Suggested-by: Christian U <info@cu-tec.de>
Signed-off-by: Marc Schink <dev@zapb.de>
Reviewed-on: https://review.openocd.org/c/openocd/+/8014
Tested-by: jenkins
Reviewed-by: Tomas Vanek <vanekt@fbl.cz>
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
Diffstat (limited to 'doc')
| -rw-r--r-- | doc/openocd.texi | 10 |
1 files changed, 4 insertions, 6 deletions
diff --git a/doc/openocd.texi b/doc/openocd.texi index 7467e6a..395d03c 100644 --- a/doc/openocd.texi +++ b/doc/openocd.texi @@ -7707,12 +7707,10 @@ applied to all of them. @end deffn @deffn {Flash Driver} {stm32f1x} -All members of the STM32F0, STM32F1 and STM32F3 microcontroller families -from STMicroelectronics and all members of the GD32F1x0, GD32F3x0 and GD32E23x microcontroller -families from GigaDevice include internal flash and use ARM Cortex-M0/M3/M4/M23 cores. -The driver also works with GD32VF103 powered by RISC-V core. -The driver automatically recognizes a number of these chips using -the chip identification register, and autoconfigures itself. +This driver supports the STM32F0, STM32F1 and STM32F3 microcontroller series from STMicroelectronics. +The driver is also compatible with the GD32F1, GD32VF103 (RISC-V core), GD32F3 and GD32E23 microcontroller series from GigaDevice. +The driver also supports the APM32F0 series from Geehy Semiconductor. +The driver automatically recognizes a number of these chips using the chip identification register, and autoconfigures itself. @example flash bank $_FLASHNAME stm32f1x 0 0 0 0 $_TARGETNAME |