aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorMatthias Welwarsky <matthias.welwarsky@sysgo.com>2016-10-20 17:13:36 +0200
committerMatthias Welwarsky <matthias.welwarsky@sysgo.com>2017-02-10 14:18:35 +0100
commit8f59ee387184a20c1e736aee45b5541d73755935 (patch)
tree81adf1a2b1928743cf2684cfb4430b83e1ec2fa8
parent2407721e1487d14ecabf83793f929307e94eb452 (diff)
downloadriscv-openocd-8f59ee387184a20c1e736aee45b5541d73755935.zip
riscv-openocd-8f59ee387184a20c1e736aee45b5541d73755935.tar.gz
riscv-openocd-8f59ee387184a20c1e736aee45b5541d73755935.tar.bz2
aarch64: remove "mrs <Xt>, currentel" opcode
"currentel" special register is not accessible in debug state. Change-Id: I9022b01b423cd9ae8227ed018d6166078ba44832 Signed-off-by: Matthias Welwarsky <matthias.welwarsky@sysgo.com>
-rw-r--r--src/target/armv8_opcodes.h5
1 files changed, 0 insertions, 5 deletions
diff --git a/src/target/armv8_opcodes.h b/src/target/armv8_opcodes.h
index fe6b28a..53dcb7e 100644
--- a/src/target/armv8_opcodes.h
+++ b/src/target/armv8_opcodes.h
@@ -17,11 +17,6 @@
#include "arm_opcodes.h"
-/* ARM V8 Move from system register to general purpose register
- * R = 1: SPSR R = 0: CPSR
- * Rn: target register
- */
-#define SYSTEM_CUREL 0b1100001000010010
#define SYSTEM_CUREL_MASK 0xC0
#define SYSTEM_CUREL_SHIFT 6
#define SYSTEM_CUREL_EL0 0x0