diff options
| author | Ian Thompson <ianst@cadence.com> | 2022-09-15 14:14:15 -0700 |
|---|---|---|
| committer | Antonio Borneo <borneo.antonio@gmail.com> | 2022-09-18 08:12:02 +0000 |
| commit | 61d0757acf222fdd5669b471cc251e03101db273 (patch) | |
| tree | f944aec9c424613a83598195f28d857b44e246de /.github | |
| parent | 27e7f5df5ff691a78ca7530892ee5dc05820a947 (diff) | |
| download | riscv-openocd-61d0757acf222fdd5669b471cc251e03101db273.zip riscv-openocd-61d0757acf222fdd5669b471cc251e03101db273.tar.gz riscv-openocd-61d0757acf222fdd5669b471cc251e03101db273.tar.bz2 | |
target/xtensa: invalidate register cache on reset
Resolves issues where registers are accessed when poll() logic is inactive or has not yet been triggered.
Signed-off-by: Ian Thompson <ianst@cadence.com>
Change-Id: If7a4d00938fb188b008325249627f7773c3484c5
Reviewed-on: https://review.openocd.org/c/openocd/+/7197
Tested-by: jenkins
Reviewed-by: Erhan Kurubas <erhan.kurubas@espressif.com>
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
Diffstat (limited to '.github')
0 files changed, 0 insertions, 0 deletions