index
:
riscv-opcodes.git
confprec
debug
incoresemi-migration-to-new-format
llvm-encodings
master
mvp
riscv-bitmanip
rnmi
rvv
v
vadc
wfmi
zfh
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
constants.py
Age
Commit message (
Expand
)
Author
Files
Lines
2024-02-03
Add Zicfilp codes (#225)
mylai-mtk
1
-0
/
+1
2024-01-08
Add `.rv32` on rv32_zbs and rv32_zbb instructions (#220)
hirooih
1
-0
/
+7
2023-11-25
add pseudoops for zicfiss insts
Ved Shanbhogue
1
-0
/
+7
2023-10-17
Add pseudo-instructions for Zimop/Zcmop (#194)
Ved Shanbhogue
1
-0
/
+57
2023-10-10
fix csv parsing
Felix Hauptmann
1
-4
/
+4
2023-09-25
split arg_lut, causes, csr, csr32 from constants.py
Jiuyang Liu
1
-611
/
+22
2023-09-25
Remove duplicate zimm
Jiuyang Liu
1
-1
/
+0
2023-07-24
Add Smcntrpmf CSRs
Atul Khare
1
-0
/
+4
2023-07-12
Add Smcdeleg CSR+constants
Atul Khare
1
-0
/
+1
2023-07-10
Add Smcsrind/Sscsrind CSRs
Atul Khare
1
-0
/
+15
2023-05-01
Support for Zvk, Vector Cryptography Extensions
Eric Gouriou
1
-0
/
+25
2023-03-16
Add Snrmni CSR and field definitions
Andrew Waterman
1
-0
/
+4
2023-01-12
Add AIA registers (#143)
i2h2
1
-1
/
+35
2023-01-12
Rename RV128 shamt to shamtq
Andrew Waterman
1
-1
/
+2
2022-11-17
Add support for Zc* extensions (#107)
liweiwei90
1
-1
/
+9
2022-06-27
Add 'Sstc' standard extension CSRs
Tsukasa OI
1
-0
/
+6
2022-06-27
Add 'Sscofpmf' standard extension CSRs
Tsukasa OI
1
-0
/
+32
2022-06-27
Add 'Smstateen' standard extension CSRs
Tsukasa OI
1
-0
/
+20
2022-05-23
Add RV128I opcodes (#112)
Pavel I. Kryukov
1
-1
/
+3
2022-04-08
updated python script, Makefile and README to process new files
Neel Gala
1
-0
/
+597