aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2023-02-05Revert "updating opcodes of riscv-p-spec - v0.9.11 (c3409c8) (#147)"Andrew Waterman10-325/+330
2023-02-05Revert "Removing import of csrrs and crrci in rv_zpn"Andrew Waterman1-0/+2
2023-02-05Revert "Fix pack instruction in rv_zbpbo"Andrew Waterman1-1/+1
2023-01-31Merge pull request #157 from riscv/work-around-147Andrew Waterman0-0/+0
2023-01-31Merge branch 'master' into work-around-147Andrew Waterman12-332/+325
2023-01-31Update encoding.h.out's copyright year.Aaron Durbin1-1/+1
2023-01-31Add support for SvaduAaron Durbin1-0/+4
2023-01-31updated readmeNeel Gala1-0/+9
2023-01-31rv32_i shift pseudo ops should depend on rv64_i (not rv128_i)Neel Gala1-0/+3
2023-01-31adding pseudo_ops for shift-ops where the mnemonics remain the sameNeel Gala2-3/+6
2023-01-31indenting logs for better readabilityNeel Gala1-2/+2
2023-01-31fix regex fpr pseudo op lookup to ensure that we don't hit on substringsNeel Gala1-1/+1
2023-01-31Add AIA registers (#143)i2h21-1/+35
2023-01-31Emit SLLI_RV128 etc. (and SLLI_RV32 etc. while we're at it)Andrew Waterman1-1/+4
2023-01-31Fix backwards incompatibility introduced by RV128 opcodes in #112Andrew Waterman3-10/+9
2023-01-31Rename RV128 shamt to shamtqAndrew Waterman2-4/+5
2023-01-31Add (unratified) ZiCond extension (#152)Philipp Tomsich1-0/+3
2023-01-30Merge pull request #156 from adurbin-rivos/svaduAndrew Waterman2-1/+5
2023-01-26Update encoding.h.out's copyright year.Aaron Durbin1-1/+1
2023-01-26Add support for SvaduAaron Durbin1-0/+4
2023-01-14Merge pull request #155 from riscv/fix-issues-from-153Andrew Waterman4-6/+21
2023-01-14updated readmeNeel Gala1-0/+9
2023-01-14rv32_i shift pseudo ops should depend on rv64_i (not rv128_i)Neel Gala1-0/+3
2023-01-14adding pseudo_ops for shift-ops where the mnemonics remain the sameNeel Gala2-3/+6
2023-01-14indenting logs for better readabilityNeel Gala1-2/+2
2023-01-14fix regex fpr pseudo op lookup to ensure that we don't hit on substringsNeel Gala1-1/+1
2023-01-12Add AIA registers (#143)i2h21-1/+35
2023-01-12Merge pull request #153 from riscv/undo-rv128-breakageAndrew Waterman5-12/+15
2023-01-12Emit SLLI_RV128 etc. (and SLLI_RV32 etc. while we're at it)Andrew Waterman1-1/+4
2023-01-12Fix backwards incompatibility introduced by RV128 opcodes in #112Andrew Waterman3-10/+9
2023-01-12Rename RV128 shamt to shamtqAndrew Waterman2-4/+5
2023-01-11Add (unratified) ZiCond extension (#152)Philipp Tomsich1-0/+3
2023-01-04Merge pull request #151 from eflaner/masterNeel Gala3-4/+4
2023-01-04Update READMEBabu P S2-3/+3
2023-01-03Fix pack instruction in rv_zbpboBabu P S1-1/+1
2022-12-12Merge pull request #148 from eflaner/patch-1Neel Gala1-2/+0
2022-12-12Removing import of csrrs and crrci in rv_zpnBabu P S1-2/+0
2022-12-07updating opcodes of riscv-p-spec - v0.9.11 (c3409c8) (#147)Babu P S10-330/+325
2022-11-17Add support for Zc* extensions (#107)liweiwei906-1/+35
2022-10-05Merge pull request #144 from sequencer/masterAndrew Waterman1-14/+16
2022-10-05support import parse.py from other python script.Jiuyang Liu1-14/+16
2022-08-28Make path to encoding.h relative to script (#141)Florian Zaruba1-1/+1
2022-08-23Add copyright holder to the generated file (#140)Antonio Borneo1-0/+2
2022-08-18Change to BSD-3-Clause license, and copyright holder. (#139)Tim Newsome2-19/+16
2022-08-04fix extension merge and add name and encoding conflict checking (#116)Lehua Ding1-5/+33
2022-07-22Move the SPDX tag to the first line (#137)Antonio Borneo2-6/+6
2022-07-09Merge pull request #135 from a4lg/fence.tso-generalizedAndrew Waterman1-1/+1
2022-07-09Generalize fence.tso instructionTsukasa OI1-1/+1
2022-07-06Remove UCB HTIF-specific interrupt from encoding.hAndrew Waterman1-1/+0
2022-07-06Merge pull request #134 from liweiwei90/plct-smstateen-opcodesAndrew Waterman1-0/+39
generated by cgit v1.1 at 2024-08-16 06:08:42 +0000