aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2024-05-01 17:30:10 -0700
committerAndrew Waterman <andrew@sifive.com>2024-05-01 17:30:10 -0700
commit77e40f24ff63696300bdc87db36efe1aad5599c0 (patch)
treec51b53d0331bc46f3b6345511a4c64319f12a9bb
parent7bed351fdf546a9a327fec1fdd50203c66b7355e (diff)
downloadriscv-opcodes-77e40f24ff63696300bdc87db36efe1aad5599c0.zip
riscv-opcodes-77e40f24ff63696300bdc87db36efe1aad5599c0.tar.gz
riscv-opcodes-77e40f24ff63696300bdc87db36efe1aad5599c0.tar.bz2
Remove remainder of P extensions
Continuation of e07ce62356e1f9a4497ec004fda5e6d5aadfcd48
-rw-r--r--unratified/rv32_zpsf2
-rw-r--r--unratified/rv_zpsf37
2 files changed, 0 insertions, 39 deletions
diff --git a/unratified/rv32_zpsf b/unratified/rv32_zpsf
deleted file mode 100644
index f1e07b5..0000000
--- a/unratified/rv32_zpsf
+++ /dev/null
@@ -1,2 +0,0 @@
-add64 31..25=0b1100000 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-sub64 31..25=0b1100001 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
diff --git a/unratified/rv_zpsf b/unratified/rv_zpsf
deleted file mode 100644
index fb4223f..0000000
--- a/unratified/rv_zpsf
+++ /dev/null
@@ -1,37 +0,0 @@
-kadd64 31..25=0b1001000 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-kmar64 31..25=0b1001010 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-kmsr64 31..25=0b1001011 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-ksub64 31..25=0b1001001 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-mulr64 31..25=0b1111000 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-mulsr64 31..25=0b1110000 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-radd64 31..25=0b1000000 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-rsub64 31..25=0b1000001 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-smal 31..25=0b0101111 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-smalbb 31..25=0b1000100 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-smalbt 31..25=0b1001100 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-smalda 31..25=0b1000110 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-smaldrs 31..25=0b1001101 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-smalds 31..25=0b1000101 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-smaltt 31..25=0b1010100 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-smalxda 31..25=0b1001110 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-smalxds 31..25=0b1010101 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-smar64 31..25=0b1000010 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-smslda 31..25=0b1010110 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-smslxda 31..25=0b1011110 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-smsr64 31..25=0b1000011 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-smul16 31..25=0b1010000 rs2 rs1 14..12=0b000 rd 6..0=0b1110111
-smul8 31..25=0b1010100 rs2 rs1 14..12=0b000 rd 6..0=0b1110111
-smulx16 31..25=0b1010001 rs2 rs1 14..12=0b000 rd 6..0=0b1110111
-smulx8 31..25=0b1010101 rs2 rs1 14..12=0b000 rd 6..0=0b1110111
-ukadd64 31..25=0b1011000 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-ukmar64 31..25=0b1011010 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-ukmsr64 31..25=0b1011011 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-uksub64 31..25=0b1011001 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-umar64 31..25=0b1010010 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-umsr64 31..25=0b1010011 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-umul16 31..25=0b1011000 rs2 rs1 14..12=0b000 rd 6..0=0b1110111
-umul8 31..25=0b1011100 rs2 rs1 14..12=0b000 rd 6..0=0b1110111
-umulx16 31..25=0b1011001 rs2 rs1 14..12=0b000 rd 6..0=0b1110111
-umulx8 31..25=0b1011101 rs2 rs1 14..12=0b000 rd 6..0=0b1110111
-uradd64 31..25=0b1010000 rs2 rs1 14..12=0b001 rd 6..0=0b1110111
-ursub64 31..25=0b1010001 rs2 rs1 14..12=0b001 rd 6..0=0b1110111