1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
|
[#Zc]
== "Zc*" Extension for Code Size Reduction, Version 1.0.0
=== Zc* Overview
Zc* is a group of extensions that define subsets of the existing C extension (Zca, Zcd, Zcf) and new extensions which only contain 16-bit encodings.
Zcm* all reuse the encodings for _c.fld_, _c.fsd_, _c.fldsp_, _c.fsdsp_.
.Zc* extension overview
[width="100%",options=header,cols="3,1,1,1,1,1,1"]
|====================================================================================
|Instruction |Zca |Zcf |Zcd |Zcb |Zcmp |Zcmt
7+|*The Zca extension is added as way to refer to instructions in the C extension that do not include the floating-point loads and stores*
|C excl. c.f* |yes | | | | |
7+|*The Zcf extension is added as a way to refer to compressed single-precision floating-point load/stores*
|c.flw | |rv32 | | | |
|c.flwsp | |rv32 | | | |
|c.fsw | |rv32 | | | |
|c.fswsp | |rv32 | | | |
7+|*The Zcd extension is added as a way to refer to compressed double-precision floating-point load/stores*
|c.fld | | |yes | | |
|c.fldsp | | |yes | | |
|c.fsd | | |yes | | |
|c.fsdsp | | |yes | | |
7+|*Simple operations for use on all architectures*
|c.lbu | | | |yes | |
|c.lh | | | |yes | |
|c.lhu | | | |yes | |
|c.sb | | | |yes | |
|c.sh | | | |yes | |
|c.zext.b | | | |yes | |
|c.sext.b | | | |yes | |
|c.zext.h | | | |yes | |
|c.sext.h | | | |yes | |
|c.zext.w | | | |yes | |
|c.mul | | | |yes | |
|c.not | | | |yes | |
7+|*PUSH/POP and double move which overlap with _c.fsdsp_. Complex operations intended for embedded CPUs*
|cm.push | | | | |yes |
|cm.pop | | | | |yes |
|cm.popret | | | | |yes |
|cm.popretz | | | | |yes |
|cm.mva01s | | | | |yes |
|cm.mvsa01 | | | | |yes |
7+|*Table jump which overlaps with _c.fsdsp_. Complex operations intended for embedded CPUs*
|cm.jt | | | | | |yes
|cm.jalt | | | | | |yes
|====================================================================================
[#C]
=== C
The C extension is the superset of the following extensions:
* Zca
* Zcf if F is specified (RV32 only)
* Zcd if D is specified
As C defines the same instructions as Zca, Zcf and Zcd, the rule is that:
* C always implies Zca
* C+F implies Zcf (RV32 only)
* C+D implies Zcd
[reftext="Zce"]
=== Zce
The Zce extension is intended to be used for microcontrollers, and includes all relevant Zc extensions.
* Specifying Zce on RV32 without F includes Zca, Zcb, Zcmp, Zcmt
* Specifying Zce on RV32 with F includes Zca, Zcb, Zcmp, Zcmt _and_ Zcf
* Specifying Zce on RV64 always includes Zca, Zcb, Zcmp, Zcmt
** Zcf doesn't exist for RV64
Therefore common ISA strings can be updated as follows to include the relevant Zc extensions, for example:
* RV32IMC becomes RV32IM_Zce
* RV32IMCF becomes RV32IMF_Zce
[#misaC]
=== MISA.C
MISA.C is set if the following extensions are selected:
* Zca and not F
* Zca, Zcf and F is specified (RV32 only)
* Zca, Zcf and Zcd if D is specified (RV32 only)
** this configuration excludes Zcmp, Zcmt
* Zca, Zcd if D is specified (RV64 only)
** this configuration excludes Zcmp, Zcmt
[reftext="Zca"]
=== Zca
The Zca extension is added as way to refer to instructions in the C extension that do not include the floating-point loads and stores.
Therefore it _excluded_ all 16-bit floating point loads and stores: _c.flw_, _c.flwsp_, _c.fsw_, _c.fswsp_, _c.fld_, _c.fldsp_, _c.fsd_, _c.fsdsp_.
[NOTE]
====
the C extension only includes F/D instructions when D and F are also specified
====
[reftext="Zcf"]
=== Zcf (RV32 only)
Zcf is the existing set of compressed single precision floating point loads and stores: _c.flw_, _c.flwsp_, _c.fsw_, _c.fswsp_.
Zcf is only relevant to RV32, it cannot be specified for RV64.
The Zcf extension depends on the <<Zca>> and F extensions.
[reftext="Zcd"]
=== Zcd
Zcd is the existing set of compressed double precision floating point loads and stores: _c.fld_, _c.fldsp_, _c.fsd_, _c.fsdsp_.
The Zcd extension depends on the <<Zca>> and D extensions.
[reftext="Zcb"]
=== Zcb
Zcb has simple code-size saving instructions which are easy to implement on all CPUs.
All encodings are currently reserved for all architectures, and have no conflicts with any existing extensions.
NOTE: Zcb can be implemented on _any_ CPU as the instructions are 16-bit versions of existing 32-bit instructions from the application class profile.
The Zcb extension depends on the <<Zca>> extension.
As shown on the individual instruction pages, many of the instructions in Zcb depend upon another extension being implemented. For example, _c.mul_ is only implemented if M or Zmmul is implemented, and _c.sext.b_ is only implemented if Zbb is implemented.
The _c.mul_ encoding uses the CA register format along with other instructions such as _c.sub_, _c.xor_ etc.
[NOTE]
_c.sext.w_ is a pseudo-instruction for _c.addiw rd, 0_ (RV64)
[%header,cols="^1,^1,4,8"]
|===
|RV32
|RV64
|Mnemonic
|Instruction
|yes
|yes
|c.lbu _rd'_, uimm(_rs1'_)
|<<#insns-c_lbu>>
|yes
|yes
|c.lhu _rd'_, uimm(_rs1'_)
|<<#insns-c_lhu>>
|yes
|yes
|c.lh _rd'_, uimm(_rs1'_)
|<<#insns-c_lh>>
|yes
|yes
|c.sb _rs2'_, uimm(_rs1'_)
|<<#insns-c_sb>>
|yes
|yes
|c.sh _rs2'_, uimm(_rs1'_)
|<<#insns-c_sh>>
|yes
|yes
|c.zext.b _rsd'_
|<<#insns-c_zext_b>>
|yes
|yes
|c.sext.b _rsd'_
|<<#insns-c_sext_b>>
|yes
|yes
|c.zext.h _rsd'_
|<<#insns-c_zext_h>>
|yes
|yes
|c.sext.h _rsd'_
|<<#insns-c_sext_h>>
|
|yes
|c.zext.w _rsd'_
|<<#insns-c_zext_w>>
|yes
|yes
|c.not _rsd'_
|<<#insns-c_not>>
|yes
|yes
|c.mul _rsd'_, _rs2'_
|<<#insns-c_mul>>
|===
<<<
[#Zcmp]
=== Zcmp
The Zcmp extension is a set of instructions which may be executed as a series of existing 32-bit RISC-V instructions.
This extension reuses some encodings from _c.fsdsp_. Therefore it is _incompatible_ with <<Zcd>>,
which is included when C and D extensions are both present.
NOTE: Zcmp is primarily targeted at embedded class CPUs due to implementation complexity. Additionally, it is not compatible with architecture class profiles.
The Zcmp extension depends on the <<Zca>> extension.
The PUSH/POP assembly syntax uses several variables, the meaning of which are:
* _reg_list_ is a list containing 1 to 13 registers (ra and 0 to 12 s registers)
** valid values: {ra}, {ra, s0}, {ra, s0-s1}, {ra, s0-s2}, ..., {ra, s0-s8}, {ra, s0-s9}, {ra, s0-s11}
** note that {ra, s0-s10} is _not_ valid, giving 12 lists not 13 for better encoding
* _stack_adj_ is the total size of the stack frame.
** valid values vary with register list length and the specific encoding, see the instruction pages for details.
[%header,cols="^1,^1,4,8"]
|===
|RV32
|RV64
|Mnemonic
|Instruction
|yes
|yes
|cm.push _{reg_list}, -stack_adj_
|<<#insns-cm_push>>
|yes
|yes
|cm.pop _{reg_list}, stack_adj_
|<<#insns-cm_pop>>
|yes
|yes
|cm.popret _{reg_list}, stack_adj_
|<<#insns-cm_popret>>
|yes
|yes
|cm.popretz _{reg_list}, stack_adj_
|<<#insns-cm_popretz>>
|yes
|yes
|cm.mva01s _rs1', rs2'_
|<<#insns-cm_mva01s>>
|yes
|yes
|cm.mvsa01 _r1s', r2s'_
|<<#insns-cm_mvsa01>>
|===
<<<
[#Zcmt]
=== Zcmt
Zcmt adds the table jump instructions and also adds the jvt CSR. The jvt CSR requires a
state enable if Smstateen is implemented. See <<csrs-jvt>> for details.
This extension reuses some encodings from _c.fsdsp_. Therefore it is _incompatible_ with <<Zcd>>,
which is included when C and D extensions are both present.
NOTE: Zcmt is primarily targeted at embedded class CPUs due to implementation complexity. Additionally, it is not compatible with RVA profiles.
The Zcmt extension depends on the <<Zca>> and Zicsr extensions.
[%header,cols="^1,^1,4,8"]
|===
|RV32
|RV64
|Mnemonic
|Instruction
|yes
|yes
|cm.jt _index_
|<<#insns-cm_jt>>
|yes
|yes
|cm.jalt _index_
|<<#insns-cm_jalt>>
|===
[#Zc_formats]
=== Zc instruction formats
Several instructions in this specification use the following new instruction formats.
[%header,cols="2,3,2,1,1,1,1,1,1,1,1,1,1"]
|=====================================================================
| Format | instructions | 15:10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0
| CLB | c.lbu | funct6 3+| rs1' 2+| uimm 3+| rd' 2+| op
| CSB | c.sb | funct6 3+| rs1' 2+| uimm 3+| rs2' 2+| op
| CLH | c.lhu, c.lh | funct6 3+| rs1' | funct1 | uimm 3+| rd' 2+| op
| CSH | c.sh | funct6 3+| rs1' | funct1 | uimm 3+| rs2' 2+| op
| CU | c.[sz]ext.*, c.not | funct6 3+| rd'/rs1' 5+| funct5 2+| op
| CMMV | cm.mvsa01 cm.mva01s| funct6 3+| r1s' 2+| funct2 3+| r2s' 2+| op
| CMJT | cm.jt cm.jalt | funct6 8+| index 2+| op
| CMPP | cm.push*, cm.pop* | funct6 2+| funct2 4+| urlist 2+| spimm 2+| op
|=====================================================================
[NOTE]
====
c.mul uses the existing CA format.
====
<<<
[#Zcb_instructions]
=== Zcb instructions
[#insns-c_lbu,reftext="Load unsigned byte, 16-bit encoding"]
==== c.lbu
Synopsis:
Load unsigned byte, 16-bit encoding
Mnemonic:
c.lbu _rd'_, _uimm_(_rs1'_)
Encoding (RV32, RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x0, attr: ['C0'] },
{ bits: 3, name: 'rd\'' },
{ bits: 2, name: 'uimm[0|1]' },
{ bits: 3, name: 'rs1\'' },
{ bits: 3, name: 0x0 },
{ bits: 3, name: 0x4, attr: ['FUNCT3'] },
],config:{bits:16}}
....
The immediate offset is formed as follows:
[source,sail]
--
uimm[31:2] = 0;
uimm[1] = encoding[5];
uimm[0] = encoding[6];
--
Description:
This instruction loads a byte from the memory address formed by adding _rs1'_ to the zero extended immediate _uimm_. The resulting byte is zero extended to XLEN bits and is written to _rd'_.
[NOTE]
====
_rd'_ and _rs1'_ are from the standard 8-register set x8-x15.
====
Prerequisites:
None
//32-bit equivalent:
//<<insns-lbu>>
Operation:
[source,sail]
----
//This is not SAIL, it's pseudo-code. The SAIL hasn't been written yet.
X(rdc) = EXTZ(mem[X(rs1c)+EXTZ(uimm)][7..0]);
----
<<<
[#insns-c_lhu,reftext="Load unsigned halfword, 16-bit encoding"]
==== c.lhu
Synopsis:
Load unsigned halfword, 16-bit encoding
Mnemonic:
c.lhu _rd'_, _uimm_(_rs1'_)
Encoding (RV32, RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x0, attr: ['C0'] },
{ bits: 3, name: 'rd\'' },
{ bits: 1, name: 'uimm[1]' },
{ bits: 1, name: 0x0 },
{ bits: 3, name: 'rs1\'' },
{ bits: 3, name: 0x1 },
{ bits: 3, name: 0x4, attr: ['FUNCT3'] },
],config:{bits:16}}
....
The immediate offset is formed as follows:
[source,sail]
----
uimm[31:2] = 0;
uimm[1] = encoding[5];
uimm[0] = 0;
----
Description:
This instruction loads a halfword from the memory address formed by adding _rs1'_ to the zero extended immediate _uimm_. The resulting halfword is zero extended to XLEN bits and is written to _rd'_.
[NOTE]
====
_rd'_ and _rs1'_ are from the standard 8-register set x8-x15.
====
Prerequisites:
None
//32-bit equivalent:
//
//<<insns-lhu>>
Operation:
[source,sail]
--
//This is not SAIL, it's pseudo-code. The SAIL hasn't been written yet.
X(rdc) = EXTZ(load_mem[X(rs1c)+EXTZ(uimm)][15..0]);
--
<<<
[#insns-c_lh,reftext="Load signed halfword, 16-bit encoding"]
==== c.lh
Synopsis:
Load signed halfword, 16-bit encoding
Mnemonic:
c.lh _rd'_, _uimm_(_rs1'_)
Encoding (RV32, RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x0, attr: ['C0'] },
{ bits: 3, name: 'rd\'' },
{ bits: 1, name: 'uimm[1]' },
{ bits: 1, name: 0x1 },
{ bits: 3, name: 'rs1\'' },
{ bits: 3, name: 0x1 },
{ bits: 3, name: 0x4, attr: ['FUNCT3'] },
],config:{bits:16}}
....
The immediate offset is formed as follows:
[source,sail]
----
uimm[31:2] = 0;
uimm[1] = encoding[5];
uimm[0] = 0;
----
Description:
This instruction loads a halfword from the memory address formed by adding _rs1'_ to the zero extended immediate _uimm_. The resulting halfword is sign extended to XLEN bits and is written to _rd'_.
[NOTE]
====
_rd'_ and _rs1'_ are from the standard 8-register set x8-x15.
====
Prerequisites:
None
//32-bit equivalent:
//
//<<insns-lh>>
Operation:
[source,sail]
----
//This is not SAIL, it's pseudo-code. The SAIL hasn't been written yet.
X(rdc) = EXTS(load_mem[X(rs1c)+EXTZ(uimm)][15..0]);
----
<<<
[#insns-c_sb,reftext="Store byte, 16-bit encoding"]
==== c.sb
Synopsis:
Store byte, 16-bit encoding
Mnemonic:
c.sb _rs2'_, _uimm_(_rs1'_)
Encoding (RV32, RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x0, attr: ['C0'] },
{ bits: 3, name: 'rs2\'' },
{ bits: 2, name: 'uimm[0|1]' },
{ bits: 3, name: 'rs1\'' },
{ bits: 3, name: 0x2 },
{ bits: 3, name: 0x4, attr: ['FUNCT3'] },
],config:{bits:16}}
....
The immediate offset is formed as follows:
[source,sail]
----
uimm[31:2] = 0;
uimm[1] = encoding[5];
uimm[0] = encoding[6];
----
Description:
This instruction stores the least significant byte of _rs2'_ to the memory address formed by adding _rs1'_ to the zero extended immediate _uimm_.
[NOTE]
====
_rs1'_ and _rs2'_ are from the standard 8-register set x8-x15.
====
Prerequisites:
None
//
//32-bit equivalent:
//
//<<insns-sb>>
Operation:
[source,sail]
--
//This is not SAIL, it's pseudo-code. The SAIL hasn't been written yet.
mem[X(rs1c)+EXTZ(uimm)][7..0] = X(rs2c)
--
<<<
[#insns-c_sh,reftext="Store halfword, 16-bit encoding"]
==== c.sh
Synopsis:
Store halfword, 16-bit encoding
Mnemonic:
c.sh _rs2'_, _uimm_(_rs1'_)
Encoding (RV32, RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x0, attr: ['C0'] },
{ bits: 3, name: 'rs2\'' },
{ bits: 1, name: 'uimm[1]' },
{ bits: 1, name: '0' },
{ bits: 3, name: 'rs1\'' },
{ bits: 3, name: 0x3 },
{ bits: 3, name: 0x4, attr: ['FUNCT3'] },
],config:{bits:16}}
....
The immediate offset is formed as follows:
[source,sail]
----
uimm[31:2] = 0;
uimm[1] = encoding[5];
uimm[0] = 0;
----
Description:
This instruction stores the least significant halfword of _rs2'_ to the memory address formed by adding _rs1'_ to the zero extended immediate _uimm_.
[NOTE]
====
_rs1'_ and _rs2'_ are from the standard 8-register set x8-x15.
====
Prerequisites:
None
//
//32-bit equivalent:
//
//<<insns-sh>>
Operation:
[source,sail]
----
//This is not SAIL, it's pseudo-code. The SAIL hasn't been written yet.
mem[X(rs1c)+EXTZ(uimm)][15..0] = X(rs2c)
----
<<<
[#insns-c_zext_b,reftext="Zero extend byte, 16-bit encoding"]
==== c.zext.b
Synopsis:
Zero extend byte, 16-bit encoding
Mnemonic:
c.zext.b _rd'/rs1'_
Encoding (RV32, RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x1, attr: ['C1'] },
{ bits: 3, name: 0x0, attr: ['C.ZEXT.B'] },
{ bits: 2, name: 0x3, attr: ['FUNCT2'] },
{ bits: 3, name: 'rd\'/rs1\'', attr: ['SRCDST'] },
{ bits: 3, name: 0x7 },
{ bits: 3, name: 0x4, attr: ['FUNCT3'] },
],config:{bits:16}}
....
Description:
This instruction takes a single source/destination operand.
It zero-extends the least-significant byte of the operand to XLEN bits by inserting zeros into all of
the bits more significant than 7.
[NOTE]
====
_rd'/rs1'_ is from the standard 8-register set x8-x15.
====
Prerequisites:
None
32-bit equivalent:
[source,sail]
----
andi rd'/rs1', rd'/rs1', 0xff
----
[NOTE]
====
The SAIL module variable for _rd'/rs1'_ is called _rsdc_.
====
Operation:
[source,sail]
----
X(rsdc) = EXTZ(X(rsdc)[7..0]);
----
<<<
[#insns-c_sext_b,reftext="Sign extend byte, 16-bit encoding"]
==== c.sext.b
Synopsis:
Sign extend byte, 16-bit encoding
Mnemonic:
c.sext.b _rd'/rs1'_
Encoding (RV32, RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x1, attr: ['C1'] },
{ bits: 3, name: 0x1, attr: ['C.SEXT.B'] },
{ bits: 2, name: 0x3, attr: ['FUNCT2'] },
{ bits: 3, name: 'rd\'/rs1\'', attr: ['SRCDST'] },
{ bits: 3, name: 0x7 },
{ bits: 3, name: 0x4, attr: ['FUNCT3'] },
],config:{bits:16}}
....
Description:
This instruction takes a single source/destination operand.
It sign-extends the least-significant byte in the operand to XLEN bits by copying the most-significant bit
in the byte (i.e., bit 7) to all of the more-significant bits.
[NOTE]
====
_rd'/rs1'_ is from the standard 8-register set x8-x15.
====
Prerequisites:
Zbb is also required.
//
//32-bit equivalent:
//
//<<insns-sext_b>> from Zbb
[NOTE]
The SAIL module variable for _rd'/rs1'_ is called _rsdc_.
Operation:
[source,sail]
----
X(rsdc) = EXTS(X(rsdc)[7..0]);
----
Prerequisites:
Zbb is also required.
//
//32-bit equivalent:
//
//<<insns-zext_h>> from Zbb
[NOTE]
====
The SAIL module variable for _rd'/rs1'_ is called _rsdc_.
====
Operation:
[source,sail]
----
X(rsdc) = EXTZ(X(rsdc)[15..0]);
----
<<<
[#insns-c_zext_h,reftext="Zero extend halfword, 16-bit encoding"]
==== c.zext.h
Synopsis:
Zero extend halfword, 16-bit encoding
Mnemonic:
c.zext.h _rd'/rs1'_
Encoding (RV32, RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x1, attr: ['C1'] },
{ bits: 3, name: 0x2, attr: ['C.ZEXT.H'] },
{ bits: 2, name: 0x3, attr: ['FUNCT2'] },
{ bits: 3, name: 'rd\'/rs1\'', attr: ['SRCDST'] },
{ bits: 3, name: 0x7 },
{ bits: 3, name: 0x4, attr: ['FUNCT3'] },
],config:{bits:16}}
....
Description:
This instruction takes a single source/destination operand.
It zero-extends the least-significant halfword of the operand to XLEN bits by inserting zeros into all of
the bits more significant than 15.
[NOTE]
====
_rd'/rs1'_ is from the standard 8-register set x8-x15.
====
Prerequisites:
Zbb is also required.
//
//32-bit equivalent:
//
//<<insns-zext_h>> from Zbb
[NOTE]
====
The SAIL module variable for _rd'/rs1'_ is called _rsdc_.
====
Operation:
[source,sail]
----
X(rsdc) = EXTZ(X(rsdc)[15..0]);
----
<<<
[#insns-c_sext_h,reftext="Sign extend halfword, 16-bit encoding"]
==== c.sext.h
Synopsis:
Sign extend halfword, 16-bit encoding
Mnemonic:
c.sext.h _rd'/rs1'_
Encoding (RV32, RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x1, attr: ['C1'] },
{ bits: 3, name: 0x3, attr: ['C.SEXT.H'] },
{ bits: 2, name: 0x3, attr: ['FUNCT2'] },
{ bits: 3, name: 'rd\'/rs1\'', attr: ['SRCDST'] },
{ bits: 3, name: 0x7 },
{ bits: 3, name: 0x4, attr: ['FUNCT3'] },
],config:{bits:16}}
....
Description:
This instruction takes a single source/destination operand.
It sign-extends the least-significant halfword in the operand to XLEN bits by copying the most-significant bit
in the halfword (i.e., bit 15) to all of the more-significant bits.
[NOTE]
====
_rd'/rs1'_ is from the standard 8-register set x8-x15.
====
Prerequisites:
Zbb is also required.
//
//32-bit equivalent:
//
//<<insns-sext_h>> from Zbb
[NOTE]
====
The SAIL module variable for _rd'/rs1'_ is called _rsdc_.
====
Operation:
[source,sail]
----
X(rsdc) = EXTS(X(rsdc)[15..0]);
----
<<<
[#insns-c_zext_w,reftext="Zero extend word, 16-bit encoding"]
==== c.zext.w
Synopsis:
Zero extend word, 16-bit encoding
Mnemonic:
c.zext.w _rd'/rs1'_
Encoding (RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x1, attr: ['C1'] },
{ bits: 3, name: 0x4, attr: ['C.ZEXT.W'] },
{ bits: 2, name: 0x3, attr: ['FUNCT2'] },
{ bits: 3, name: 'rd\'/rs1\'', attr: ['SRCDST'] },
{ bits: 3, name: 0x7 },
{ bits: 3, name: 0x4, attr: ['FUNCT3'] },
],config:{bits:16}}
....
Description:
This instruction takes a single source/destination operand.
It zero-extends the least-significant word of the operand to XLEN bits by inserting zeros into all of
the bits more significant than 31.
[NOTE]
====
_rd'/rs1'_ is from the standard 8-register set x8-x15.
====
Prerequisites:
Zba is also required.
32-bit equivalent:
[source,sail]
----
add.uw rd'/rs1', rd'/rs1', zero
----
[NOTE]
====
The SAIL module variable for _rd'/rs1'_ is called _rsdc_.
====
Operation:
[source,sail]
----
X(rsdc) = EXTZ(X(rsdc)[31..0]);
----
<<<
[#insns-c_not,reftext="Bitwise not, 16-bit encoding"]
==== c.not
Synopsis:
Bitwise not, 16-bit encoding
Mnemonic:
c.not _rd'/rs1'_
Encoding (RV32, RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x1, attr: ['C1'] },
{ bits: 3, name: 0x5, attr: ['C.NOT'] },
{ bits: 2, name: 0x3, attr: ['FUNCT2'] },
{ bits: 3, name: 'rd\'/rs1\'', attr: ['SRCDST'] },
{ bits: 3, name: 0x7 },
{ bits: 3, name: 0x4, attr: ['FUNCT3'] },
],config:{bits:16}}
....
Description:
This instruction takes the one's complement of _rd'/rs1'_ and writes the result to the same register.
[NOTE]
====
rd'/rs1' is from the standard 8-register set x8-x15.
====
Prerequisites:
None
32-bit equivalent:
[source,sail]
----
xori rd'/rs1', rd'/rs1', -1
----
[NOTE]
====
The SAIL module variable for _rd'/rs1'_ is called _rsdc_.
====
Operation:
[source,sail]
----
X(rsdc) = X(rsdc) XOR -1;
----
<<<
[#insns-c_mul,reftext="Multiply, 16-bit encoding"]
==== c.mul
Synopsis:
Multiply, 16-bit encoding
Mnemonic:
c.mul _rsd'_, _rs2'_
Encoding (RV32, RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x1, attr: ['C1'] },
{ bits: 3, name: 'rs2\'', attr: ['SRC2'] },
{ bits: 2, name: 0x2, attr: ['FUNCT2'] },
{ bits: 3, name: 'rd\'/rs1\'', attr: ['SRCDST'] },
{ bits: 3, name: 0x7 },
{ bits: 3, name: 0x4, attr: ['FUNCT3'] },
],config:{bits:16}}
....
Description:
This instruction multiplies XLEN bits of the source operands from _rsd'_ and _rs2'_ and writes the lowest XLEN bits of the result to _rsd'_.
[NOTE]
====
_rd'/rs1'_ and _rs2'_ are from the standard 8-register set x8-x15.
====
Prerequisites:
M or Zmmul must be configured.
//
//32-bit equivalent:
//
//<<insns-mul>>
[NOTE]
====
The SAIL module variable for _rd'/rs1'_ is called _rsdc_, and for _rs2'_ is called _rs2c_.
====
Operation:
[source,sail]
----
let result_wide = to_bits(2 * sizeof(xlen), signed(X(rsdc)) * signed(X(rs2c)));
X(rsdc) = result_wide[(sizeof(xlen) - 1) .. 0];
----
<<<
[#insns-pushpop,reftext="PUSH/POP Register Instructions"]
=== PUSH/POP register instructions
These instructions are collectively referred to as PUSH/POP:
* <<#insns-cm_push>>
* <<#insns-cm_pop>>
* <<#insns-cm_popret>>
* <<#insns-cm_popretz>>
The term PUSH refers to _cm.push_.
The term POP refers to _cm.pop_.
The term POPRET refers to _cm.popret and cm.popretz_.
Common details for these instructions are in this section.
==== PUSH/POP functional overview
PUSH, POP, POPRET are used to reduce the size of function prologues and epilogues.
. The PUSH instruction
** adjusts the stack pointer to create the stack frame
** pushes (stores) the registers specified in the register list to the stack frame
. The POP instruction
** pops (loads) the registers in the register list from the stack frame
** adjusts the stack pointer to destroy the stack frame
. The POPRET instructions
** pop (load) the registers in the register list from the stack frame
** _cm.popretz_ also moves zero into _a0_ as the return value
** adjust the stack pointer to destroy the stack frame
** execute a _ret_ instruction to return from the function
<<<
==== Example usage
This example gives an illustration of the use of PUSH and POPRET.
The function _processMarkers_ in the EMBench benchmark picojpeg in the following file on github: https://github.com/embench/embench-iot/blob/master/src/picojpeg/libpicojpeg.c[libpicojpeg.c]
The prologue and epilogue compile with GCC10 to:
[source,SAIL]
----
0001098a <processMarkers>:
1098a: 711d addi sp,sp,-96 ;#cm.push(1)
1098c: c8ca sw s2,80(sp) ;#cm.push(2)
1098e: c6ce sw s3,76(sp) ;#cm.push(3)
10990: c4d2 sw s4,72(sp) ;#cm.push(4)
10992: ce86 sw ra,92(sp) ;#cm.push(5)
10994: cca2 sw s0,88(sp) ;#cm.push(6)
10996: caa6 sw s1,84(sp) ;#cm.push(7)
10998: c2d6 sw s5,68(sp) ;#cm.push(8)
1099a: c0da sw s6,64(sp) ;#cm.push(9)
1099c: de5e sw s7,60(sp) ;#cm.push(10)
1099e: dc62 sw s8,56(sp) ;#cm.push(11)
109a0: da66 sw s9,52(sp) ;#cm.push(12)
109a2: d86a sw s10,48(sp);#cm.push(13)
109a4: d66e sw s11,44(sp);#cm.push(14)
...
109f4: 4501 li a0,0 ;#cm.popretz(1)
109f6: 40f6 lw ra,92(sp) ;#cm.popretz(2)
109f8: 4466 lw s0,88(sp) ;#cm.popretz(3)
109fa: 44d6 lw s1,84(sp) ;#cm.popretz(4)
109fc: 4946 lw s2,80(sp) ;#cm.popretz(5)
109fe: 49b6 lw s3,76(sp) ;#cm.popretz(6)
10a00: 4a26 lw s4,72(sp) ;#cm.popretz(7)
10a02: 4a96 lw s5,68(sp) ;#cm.popretz(8)
10a04: 4b06 lw s6,64(sp) ;#cm.popretz(9)
10a06: 5bf2 lw s7,60(sp) ;#cm.popretz(10)
10a08: 5c62 lw s8,56(sp) ;#cm.popretz(11)
10a0a: 5cd2 lw s9,52(sp) ;#cm.popretz(12)
10a0c: 5d42 lw s10,48(sp);#cm.popretz(13)
10a0e: 5db2 lw s11,44(sp);#cm.popretz(14)
10a10: 6125 addi sp,sp,96 ;#cm.popretz(15)
10a12: 8082 ret ;#cm.popretz(16)
----
<<<
with the GCC option _-msave-restore_ the output is the following:
[source,SAIL]
----
0001080e <processMarkers>:
1080e: 73a012ef jal t0,11f48 <__riscv_save_12>
10812: 1101 addi sp,sp,-32
...
10862: 4501 li a0,0
10864: 6105 addi sp,sp,32
10866: 71e0106f j 11f84 <__riscv_restore_12>
----
with PUSH/POPRET this reduces to
[source,SAIL]
----
0001080e <processMarkers>:
1080e: b8fa cm.push {ra,s0-s11},-96
...
10866: bcfa cm.popretz {ra,s0-s11}, 96
----
The prologue / epilogue reduce from 60-bytes in the original code, to 14-bytes with _-msave-restore_,
and to 4-bytes with PUSH and POPRET.
As well as reducing the code-size PUSH and POPRET eliminate the branches from
calling the millicode _save/restore_ routines and so may also perform better.
[NOTE]
====
The calls to _<riscv_save_0>/<riscv_restore_0>_ become 64-bit when the target functions are out of the ±1MB range, increasing the prologue/epilogue size to 22-bytes.
====
[NOTE]
====
POP is typically used in tail-calling sequences where _ret_ is not used to return to _ra_ after destroying the stack frame.
====
[#pushpop-areg-list]
===== Stack pointer adjustment handling
The instructions all automatically adjust the stack pointer by enough to cover the memory required for the registers being saved or restored.
Additionally the _spimm_ field in the encoding allows the stack pointer to be adjusted in additional increments of 16-bytes. There is only a small restricted
range available in the encoding; if the range is insufficient then a separate _c.addi16sp_ can be used to increase the range.
===== Register list handling
There is no support for the _{ra, s0-s10}_ register list without also adding _s11_. Therefore the _{ra, s0-s11}_ register list must be used in this case.
[#pushpop-idempotent-memory]
==== PUSH/POP Fault handling
Correct execution requires that _sp_ refers to idempotent memory (also see <<pushpop_non-idem-mem>>), because the core must be able to
handle traps detected during the sequence.
The entire PUSH/POP sequence is re-executed after returning from the trap handler, and multiple traps are possible during the sequence.
If a trap occurs during the sequence then _xEPC_ is updated with the PC of the instruction, _xTVAL_ (if not read-only-zero) updated with the bad address if it was an access fault and _xCAUSE_ updated with the type of trap.
NOTE: It is implementation defined whether interrupts can also be taken during the sequence execution.
[#pushpop-software-view]
==== Software view of execution
===== Software view of the PUSH sequence
From a software perspective the PUSH sequence appears as:
* A sequence of stores writing the bytes required by the pseudo-code
** The bytes may be written in any order.
** The bytes may be grouped into larger accesses.
** Any of the bytes may be written multiple times.
* A stack pointer adjustment
[NOTE]
====
If an implementation allows interrupts during the sequence, and the interrupt handler uses _sp_ to allocate stack memory, then any stores which were executed before the interrupt may be overwritten by the handler. This is safe because the memory is idempotent and the stores will be re-executed when execution resumes.
====
The stack pointer adjustment must only be committed only when it is certain that the entire PUSH instruction will commit.
Stores may also return imprecise faults from the bus.
It is platform defined whether the core implementation waits for the bus responses before continuing to the final stage of the sequence,
or handles errors responses after completing the PUSH instruction.
<<<
For example:
[source,sail]
----
cm.push {ra, s0-s5}, -64
----
Appears to software as:
[source,sail]
----
# any bytes from sp-1 to sp-28 may be written multiple times before
# the instruction completes therefore these updates may be visible in
# the interrupt/exception handler below the stack pointer
sw s5, -4(sp)
sw s4, -8(sp)
sw s3,-12(sp)
sw s2,-16(sp)
sw s1,-20(sp)
sw s0,-24(sp)
sw ra,-28(sp)
# this must only execute once, and will only execute after all stores
# completed without any precise faults, therefore this update is only
# visible in the interrupt/exception handler if cm.push has completed
addi sp, sp, -64
----
===== Software view of the POP/POPRET sequence
From a software perspective the POP/POPRET sequence appears as:
* A sequence of loads reading the bytes required by the pseudo-code.
** The bytes may be loaded in any order.
** The bytes may be grouped into larger accesses.
** Any of the bytes may be loaded multiple times.
* A stack pointer adjustment
* An optional `li a0, 0`
* An optional `ret`
If a trap occurs during the sequence, then any loads which were executed before the trap may update architectural state.
The loads will be re-executed once the trap handler completes, so the values will be overwritten.
Therefore it is permitted for an implementation to update some of the destination registers before taking a fault.
The optional `li a0, 0`, stack pointer adjustment and optional `ret` must only be committed only when it is certain that the entire POP/POPRET instruction will commit.
For POPRET once the stack pointer adjustment has been committed the `ret` must execute.
<<<
For example:
[source,sail]
----
cm.popretz {ra, s0-s3}, 32;
----
Appears to software as:
[source,sail]
----
# any or all of these load instructions may execute multiple times
# therefore these updates may be visible in the interrupt/exception handler
lw s3, 28(sp)
lw s2, 24(sp)
lw s1, 20(sp)
lw s0, 16(sp)
lw ra, 12(sp)
# these must only execute once, will only execute after all loads
# complete successfully all instructions must execute atomically
# therefore these updates are not visible in the interrupt/exception handler
li a0, 0
addi sp, sp, 32
ret
----
[[pushpop_non-idem-mem,Non-idempotent memory handling]]
==== Non-idempotent memory handling
An implementation may have a requirement to issue a PUSH/POP instruction to non-idempotent memory.
If the core implementation does not support PUSH/POP to non-idempotent memories, the core may use an idempotency PMA to detect it and take a
load (POP/POPRET) or store (PUSH) access fault exception in order to avoid unpredictable results.
Software should only use these instructions on non-idempotent memory regions when software can tolerate the required memory accesses
being issued repeatedly in the case that they cause exceptions.
<<<
==== Example RV32I PUSH/POP sequences
The examples are included show the load/store series expansion and the stack adjustment.
Examples of _cm.popret_ and _cm.popretz_ are not included, as the difference in the expanded sequence from _cm.pop_ is trivial in all cases.
===== cm.push {ra, s0-s2}, -64
Encoding: _rlist_=7, _spimm_=3
expands to:
[source,sail]
----
sw s2, -4(sp);
sw s1, -8(sp);
sw s0, -12(sp);
sw ra, -16(sp);
addi sp, sp, -64;
----
===== cm.push {ra, s0-s11}, -112
Encoding: _rlist_=15, _spimm_=3
expands to:
[source,sail]
----
sw s11, -4(sp);
sw s10, -8(sp);
sw s9, -12(sp);
sw s8, -16(sp);
sw s7, -20(sp);
sw s6, -24(sp);
sw s5, -28(sp);
sw s4, -32(sp);
sw s3, -36(sp);
sw s2, -40(sp);
sw s1, -44(sp);
sw s0, -48(sp);
sw ra, -52(sp);
addi sp, sp, -112;
----
<<<
===== cm.pop {ra}, 16
Encoding: _rlist_=4, _spimm_=0
expands to:
[source,sail]
----
lw ra, 12(sp);
addi sp, sp, 16;
----
===== cm.pop {ra, s0-s3}, 48
Encoding: _rlist_=8, _spimm_=1
expands to:
[source,sail]
----
lw s3, 44(sp);
lw s2, 40(sp);
lw s1, 36(sp);
lw s0, 32(sp);
lw ra, 28(sp);
addi sp, sp, 48;
----
===== cm.pop {ra, s0-s4}, 64
Encoding: _rlist_=9, _spimm_=2
expands to:
[source,sail]
----
lw s4, 60(sp);
lw s3, 56(sp);
lw s2, 52(sp);
lw s1, 48(sp);
lw s0, 44(sp);
lw ra, 40(sp);
addi sp, sp, 64;
----
<<<
[#insns-cm_push,reftext="cm.push"]
==== cm.push
Synopsis:
Create stack frame: store ra and 0 to 12 saved registers to the stack frame, optionally allocate additional stack space.
Mnemonic:
cm.push _{reg_list}, -stack_adj_
Encoding (RV32, RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x2, attr: ['C2'] },
{ bits: 2, name: 'spimm\[5:4\]', attr: [] },
{ bits: 4, name: 'rlist', attr: [] },
{ bits: 5, name: 0x18, attr: [] },
{ bits: 3, name: 0x5, attr: ['FUNCT3'] },
],config:{bits:16}}
....
[NOTE]
====
_rlist_ values 0 to 3 are reserved for a future EABI variant called _cm.push.e_
====
Assembly Syntax:
[source,sail]
--
cm.push {reg_list}, -stack_adj
cm.push {xreg_list}, -stack_adj
--
The variables used in the assembly syntax are defined below.
[source,sail]
----
RV32E:
switch (rlist){
case 4: {reg_list="ra"; xreg_list="x1";}
case 5: {reg_list="ra, s0"; xreg_list="x1, x8";}
case 6: {reg_list="ra, s0-s1"; xreg_list="x1, x8-x9";}
default: reserved();
}
stack_adj = stack_adj_base + spimm[5:4] * 16;
----
[source,sail]
----
RV32I, RV64:
switch (rlist){
case 4: {reg_list="ra"; xreg_list="x1";}
case 5: {reg_list="ra, s0"; xreg_list="x1, x8";}
case 6: {reg_list="ra, s0-s1"; xreg_list="x1, x8-x9";}
case 7: {reg_list="ra, s0-s2"; xreg_list="x1, x8-x9, x18";}
case 8: {reg_list="ra, s0-s3"; xreg_list="x1, x8-x9, x18-x19";}
case 9: {reg_list="ra, s0-s4"; xreg_list="x1, x8-x9, x18-x20";}
case 10: {reg_list="ra, s0-s5"; xreg_list="x1, x8-x9, x18-x21";}
case 11: {reg_list="ra, s0-s6"; xreg_list="x1, x8-x9, x18-x22";}
case 12: {reg_list="ra, s0-s7"; xreg_list="x1, x8-x9, x18-x23";}
case 13: {reg_list="ra, s0-s8"; xreg_list="x1, x8-x9, x18-x24";}
case 14: {reg_list="ra, s0-s9"; xreg_list="x1, x8-x9, x18-x25";}
//note - to include s10, s11 must also be included
case 15: {reg_list="ra, s0-s11"; xreg_list="x1, x8-x9, x18-x27";}
default: reserved();
}
stack_adj = stack_adj_base + spimm[5:4] * 16;
----
[source,sail]
----
RV32E:
stack_adj_base = 16;
Valid values:
stack_adj = [16|32|48|64];
----
[source,sail]
----
RV32I:
switch (rlist) {
case 4.. 7: stack_adj_base = 16;
case 8..11: stack_adj_base = 32;
case 12..14: stack_adj_base = 48;
case 15: stack_adj_base = 64;
}
Valid values:
switch (rlist) {
case 4.. 7: stack_adj = [16|32|48| 64];
case 8..11: stack_adj = [32|48|64| 80];
case 12..14: stack_adj = [48|64|80| 96];
case 15: stack_adj = [64|80|96|112];
}
----
[source,sail]
----
RV64:
switch (rlist) {
case 4.. 5: stack_adj_base = 16;
case 6.. 7: stack_adj_base = 32;
case 8.. 9: stack_adj_base = 48;
case 10..11: stack_adj_base = 64;
case 12..13: stack_adj_base = 80;
case 14: stack_adj_base = 96;
case 15: stack_adj_base = 112;
}
Valid values:
switch (rlist) {
case 4.. 5: stack_adj = [ 16| 32| 48| 64];
case 6.. 7: stack_adj = [ 32| 48| 64| 80];
case 8.. 9: stack_adj = [ 48| 64| 80| 96];
case 10..11: stack_adj = [ 64| 80| 96|112];
case 12..13: stack_adj = [ 80| 96|112|128];
case 14: stack_adj = [ 96|112|128|144];
case 15: stack_adj = [112|128|144|160];
}
----
<<<
Description:
This instruction pushes (stores) the registers in _reg_list_ to the memory below the stack pointer,
and then creates the stack frame by decrementing the stack pointer by _stack_adj_,
including any additional stack space requested by the value of _spimm_.
[NOTE]
====
All ABI register mappings are for the UABI. An EABI version is planned once the EABI is frozen.
====
For further information see <<insns-pushpop>>.
Stack Adjustment Calculation:
_stack_adj_base_ is the minimum number of bytes, in multiples of 16-byte address increments, required to cover the registers in the list.
_spimm_ is the number of additional 16-byte address increments allocated for the stack frame.
The total stack adjustment represents the total size of the stack frame, which is _stack_adj_base_ added to _spimm_ scaled by 16,
as defined above.
Prerequisites:
None
32-bit equivalent:
No direct equivalent encoding exists
Operation:
The first section of pseudo-code may be executed multiple times before the instruction successfully completes.
[source,sail]
----
//This is not SAIL, it's pseudo-code. The SAIL hasn't been written yet.
if (XLEN==32) bytes=4; else bytes=8;
addr=sp-bytes;
for(i in 27,26,25,24,23,22,21,20,19,18,9,8,1) {
//if register i is in xreg_list
if (xreg_list[i]) {
switch(bytes) {
4: asm("sw x[i], 0(addr)");
8: asm("sd x[i], 0(addr)");
}
addr-=bytes;
}
}
----
The final section of pseudo-code executes atomically, and only executes if the section above completes without any exceptions or interrupts.
[source,sail]
----
//This is not SAIL, it's pseudo-code. The SAIL hasn't been written yet.
sp-=stack_adj;
----
<<<
[#insns-cm_pop,reftext="cm.pop"]
==== cm.pop
Synopsis:
Destroy stack frame: load ra and 0 to 12 saved registers from the stack frame, deallocate the stack frame.
Mnemonic:
cm.pop _{reg_list}, stack_adj_
Encoding (RV32, RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x2, attr: ['C2'] },
{ bits: 2, name: 'spimm\[5:4\]', attr: [] },
{ bits: 4, name: 'rlist', attr: [] },
{ bits: 5, name: 0x1a, attr: [] },
{ bits: 3, name: 0x5, attr: ['FUNCT3'] },
],config:{bits:16}}
....
[NOTE]
====
_rlist_ values 0 to 3 are reserved for a future EABI variant called _cm.pop.e_
====
Assembly Syntax:
[source,sail]
----
cm.pop {reg_list}, stack_adj
cm.pop {xreg_list}, stack_adj
----
The variables used in the assembly syntax are defined below.
[source,sail]
----
RV32E:
switch (rlist){
case 4: {reg_list="ra"; xreg_list="x1";}
case 5: {reg_list="ra, s0"; xreg_list="x1, x8";}
case 6: {reg_list="ra, s0-s1"; xreg_list="x1, x8-x9";}
default: reserved();
}
stack_adj = stack_adj_base + spimm[5:4] * 16;
----
[source,sail]
----
RV32I, RV64:
switch (rlist){
case 4: {reg_list="ra"; xreg_list="x1";}
case 5: {reg_list="ra, s0"; xreg_list="x1, x8";}
case 6: {reg_list="ra, s0-s1"; xreg_list="x1, x8-x9";}
case 7: {reg_list="ra, s0-s2"; xreg_list="x1, x8-x9, x18";}
case 8: {reg_list="ra, s0-s3"; xreg_list="x1, x8-x9, x18-x19";}
case 9: {reg_list="ra, s0-s4"; xreg_list="x1, x8-x9, x18-x20";}
case 10: {reg_list="ra, s0-s5"; xreg_list="x1, x8-x9, x18-x21";}
case 11: {reg_list="ra, s0-s6"; xreg_list="x1, x8-x9, x18-x22";}
case 12: {reg_list="ra, s0-s7"; xreg_list="x1, x8-x9, x18-x23";}
case 13: {reg_list="ra, s0-s8"; xreg_list="x1, x8-x9, x18-x24";}
case 14: {reg_list="ra, s0-s9"; xreg_list="x1, x8-x9, x18-x25";}
//note - to include s10, s11 must also be included
case 15: {reg_list="ra, s0-s11"; xreg_list="x1, x8-x9, x18-x27";}
default: reserved();
}
stack_adj = stack_adj_base + spimm[5:4] * 16;
----
[source,sail]
----
RV32E:
stack_adj_base = 16;
Valid values:
stack_adj = [16|32|48|64];
----
[source,sail]
----
RV32I:
switch (rlist) {
case 4.. 7: stack_adj_base = 16;
case 8..11: stack_adj_base = 32;
case 12..14: stack_adj_base = 48;
case 15: stack_adj_base = 64;
}
Valid values:
switch (rlist) {
case 4.. 7: stack_adj = [16|32|48| 64];
case 8..11: stack_adj = [32|48|64| 80];
case 12..14: stack_adj = [48|64|80| 96];
case 15: stack_adj = [64|80|96|112];
}
----
[source,sail]
----
RV64:
switch (rlist) {
case 4.. 5: stack_adj_base = 16;
case 6.. 7: stack_adj_base = 32;
case 8.. 9: stack_adj_base = 48;
case 10..11: stack_adj_base = 64;
case 12..13: stack_adj_base = 80;
case 14: stack_adj_base = 96;
case 15: stack_adj_base = 112;
}
Valid values:
switch (rlist) {
case 4.. 5: stack_adj = [ 16| 32| 48| 64];
case 6.. 7: stack_adj = [ 32| 48| 64| 80];
case 8.. 9: stack_adj = [ 48| 64| 80| 96];
case 10..11: stack_adj = [ 64| 80| 96|112];
case 12..13: stack_adj = [ 80| 96|112|128];
case 14: stack_adj = [ 96|112|128|144];
case 15: stack_adj = [112|128|144|160];
}
----
<<<
Description:
This instruction pops (loads) the registers in _reg_list_ from stack memory,
and then adjusts the stack pointer by _stack_adj_.
[NOTE]
====
All ABI register mappings are for the UABI. An EABI version is planned once the EABI is frozen.
====
For further information see <<insns-pushpop>>.
Stack Adjustment Calculation:
_stack_adj_base_ is the minimum number of bytes, in multiples of 16-byte address increments, required to cover the registers in the list.
_spimm_ is the number of additional 16-byte address increments allocated for the stack frame.
The total stack adjustment represents the total size of the stack frame, which is _stack_adj_base_ added to _spimm_ scaled by 16,
as defined above.
Prerequisites:
None
32-bit equivalent:
No direct equivalent encoding exists
Operation:
The first section of pseudo-code may be executed multiple times before the instruction successfully completes.
[source,sail]
----
//This is not SAIL, it's pseudo-code. The SAIL hasn't been written yet.
if (XLEN==32) bytes=4; else bytes=8;
addr=sp+stack_adj-bytes;
for(i in 27,26,25,24,23,22,21,20,19,18,9,8,1) {
//if register i is in xreg_list
if (xreg_list[i]) {
switch(bytes) {
4: asm("lw x[i], 0(addr)");
8: asm("ld x[i], 0(addr)");
}
addr-=bytes;
}
}
----
The final section of pseudo-code executes atomically, and only executes if the section above completes without any exceptions or interrupts.
[source,sail]
----
//This is not SAIL, it's pseudo-code. The SAIL hasn't been written yet.
sp+=stack_adj;
----
<<<
[#insns-cm_popretz,reftext="cm.popretz"]
==== cm.popretz
Synopsis:
Destroy stack frame: load ra and 0 to 12 saved registers from the stack frame, deallocate the stack frame, move zero into a0, return to ra.
Mnemonic:
cm.popretz _{reg_list}, stack_adj_
Encoding (RV32, RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x2, attr: ['C2'] },
{ bits: 2, name: 'spimm\[5:4\]', attr: [] },
{ bits: 4, name: 'rlist', attr: [] },
{ bits: 5, name: 0x1c, attr: [] },
{ bits: 3, name: 0x5, attr: ['FUNCT3'] },
],config:{bits:16}}
....
[NOTE]
====
_rlist_ values 0 to 3 are reserved for a future EABI variant called _cm.popretz.e_
====
Assembly Syntax:
[source,sail]
----
cm.popretz {reg_list}, stack_adj
cm.popretz {xreg_list}, stack_adj
----
[source,sail]
----
RV32E:
switch (rlist){
case 4: {reg_list="ra"; xreg_list="x1";}
case 5: {reg_list="ra, s0"; xreg_list="x1, x8";}
case 6: {reg_list="ra, s0-s1"; xreg_list="x1, x8-x9";}
default: reserved();
}
stack_adj = stack_adj_base + spimm[5:4] * 16;
----
[source,sail]
----
RV32I, RV64:
switch (rlist){
case 4: {reg_list="ra"; xreg_list="x1";}
case 5: {reg_list="ra, s0"; xreg_list="x1, x8";}
case 6: {reg_list="ra, s0-s1"; xreg_list="x1, x8-x9";}
case 7: {reg_list="ra, s0-s2"; xreg_list="x1, x8-x9, x18";}
case 8: {reg_list="ra, s0-s3"; xreg_list="x1, x8-x9, x18-x19";}
case 9: {reg_list="ra, s0-s4"; xreg_list="x1, x8-x9, x18-x20";}
case 10: {reg_list="ra, s0-s5"; xreg_list="x1, x8-x9, x18-x21";}
case 11: {reg_list="ra, s0-s6"; xreg_list="x1, x8-x9, x18-x22";}
case 12: {reg_list="ra, s0-s7"; xreg_list="x1, x8-x9, x18-x23";}
case 13: {reg_list="ra, s0-s8"; xreg_list="x1, x8-x9, x18-x24";}
case 14: {reg_list="ra, s0-s9"; xreg_list="x1, x8-x9, x18-x25";}
//note - to include s10, s11 must also be included
case 15: {reg_list="ra, s0-s11"; xreg_list="x1, x8-x9, x18-x27";}
default: reserved();
}
stack_adj = stack_adj_base + spimm[5:4] * 16;
----
[source,sail]
----
RV32E:
stack_adj_base = 16;
Valid values:
stack_adj = [16|32|48|64];
----
[source,sail]
----
RV32I:
switch (rlist) {
case 4.. 7: stack_adj_base = 16;
case 8..11: stack_adj_base = 32;
case 12..14: stack_adj_base = 48;
case 15: stack_adj_base = 64;
}
Valid values:
switch (rlist) {
case 4.. 7: stack_adj = [16|32|48| 64];
case 8..11: stack_adj = [32|48|64| 80];
case 12..14: stack_adj = [48|64|80| 96];
case 15: stack_adj = [64|80|96|112];
}
----
[source,sail]
----
RV64:
switch (rlist) {
case 4.. 5: stack_adj_base = 16;
case 6.. 7: stack_adj_base = 32;
case 8.. 9: stack_adj_base = 48;
case 10..11: stack_adj_base = 64;
case 12..13: stack_adj_base = 80;
case 14: stack_adj_base = 96;
case 15: stack_adj_base = 112;
}
Valid values:
switch (rlist) {
case 4.. 5: stack_adj = [ 16| 32| 48| 64];
case 6.. 7: stack_adj = [ 32| 48| 64| 80];
case 8.. 9: stack_adj = [ 48| 64| 80| 96];
case 10..11: stack_adj = [ 64| 80| 96|112];
case 12..13: stack_adj = [ 80| 96|112|128];
case 14: stack_adj = [ 96|112|128|144];
case 15: stack_adj = [112|128|144|160];
}
----
<<<
Description:
This instruction pops (loads) the registers in _reg_list_ from stack memory, adjusts the stack pointer by _stack_adj_, moves zero into a0 and then returns to _ra_.
[NOTE]
====
All ABI register mappings are for the UABI. An EABI version is planned once the EABI is frozen.
====
For further information see <<insns-pushpop>>.
Stack Adjustment Calculation:
_stack_adj_base_ is the minimum number of bytes, in multiples of 16-byte address increments, required to cover the registers in the list.
_spimm_ is the number of additional 16-byte address increments allocated for the stack frame.
The total stack adjustment represents the total size of the stack frame, which is _stack_adj_base_ added to _spimm_ scaled by 16, as defined above.
Prerequisites:
None
32-bit equivalent:
No direct equivalent encoding exists
Operation:
The first section of pseudo-code may be executed multiple times before the instruction successfully completes.
[source,sail]
----
//This is not SAIL, it's pseudo-code. The SAIL hasn't been written yet.
if (XLEN==32) bytes=4; else bytes=8;
addr=sp+stack_adj-bytes;
for(i in 27,26,25,24,23,22,21,20,19,18,9,8,1) {
//if register i is in xreg_list
if (xreg_list[i]) {
switch(bytes) {
4: asm("lw x[i], 0(addr)");
8: asm("ld x[i], 0(addr)");
}
addr-=bytes;
}
}
----
The final section of pseudo-code executes atomically, and only executes if the section above completes without any exceptions or interrupts.
[NOTE]
====
The _li a0, 0_ *could* be executed more than once, but is included in the atomic section for convenience.
====
[source,sail]
----
//This is not SAIL, it's pseudo-code. The SAIL hasn't been written yet.
asm("li a0, 0");
sp+=stack_adj;
asm("ret");
----
<<<
[#insns-cm_popret,reftext="cm.popret"]
==== cm.popret
Synopsis:
Destroy stack frame: load ra and 0 to 12 saved registers from the stack frame, deallocate the stack frame, return to ra.
Mnemonic:
cm.popret _{reg_list}, stack_adj_
Encoding (RV32, RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x2, attr: ['C2'] },
{ bits: 2, name: 'spimm\[5:4\]', attr: [] },
{ bits: 4, name: 'rlist', attr: [] },
{ bits: 5, name: 0x1e, attr: [] },
{ bits: 3, name: 0x5, attr: ['FUNCT3'] },
],config:{bits:16}}
....
[NOTE]
====
_rlist_ values 0 to 3 are reserved for a future EABI variant called _cm.popret.e_
====
Assembly Syntax:
[source,sail]
----
cm.popret {reg_list}, stack_adj
cm.popret {xreg_list}, stack_adj
----
The variables used in the assembly syntax are defined below.
[source,sail]
----
RV32E:
switch (rlist){
case 4: {reg_list="ra"; xreg_list="x1";}
case 5: {reg_list="ra, s0"; xreg_list="x1, x8";}
case 6: {reg_list="ra, s0-s1"; xreg_list="x1, x8-x9";}
default: reserved();
}
stack_adj = stack_adj_base + spimm[5:4] * 16;
----
[source,sail]
----
RV32I, RV64:
switch (rlist){
case 4: {reg_list="ra"; xreg_list="x1";}
case 5: {reg_list="ra, s0"; xreg_list="x1, x8";}
case 6: {reg_list="ra, s0-s1"; xreg_list="x1, x8-x9";}
case 7: {reg_list="ra, s0-s2"; xreg_list="x1, x8-x9, x18";}
case 8: {reg_list="ra, s0-s3"; xreg_list="x1, x8-x9, x18-x19";}
case 9: {reg_list="ra, s0-s4"; xreg_list="x1, x8-x9, x18-x20";}
case 10: {reg_list="ra, s0-s5"; xreg_list="x1, x8-x9, x18-x21";}
case 11: {reg_list="ra, s0-s6"; xreg_list="x1, x8-x9, x18-x22";}
case 12: {reg_list="ra, s0-s7"; xreg_list="x1, x8-x9, x18-x23";}
case 13: {reg_list="ra, s0-s8"; xreg_list="x1, x8-x9, x18-x24";}
case 14: {reg_list="ra, s0-s9"; xreg_list="x1, x8-x9, x18-x25";}
//note - to include s10, s11 must also be included
case 15: {reg_list="ra, s0-s11"; xreg_list="x1, x8-x9, x18-x27";}
default: reserved();
}
stack_adj = stack_adj_base + spimm[5:4] * 16;
----
[source,sail]
----
RV32E:
stack_adj_base = 16;
Valid values:
stack_adj = [16|32|48|64];
----
[source,sail]
----
RV32I:
switch (rlist) {
case 4.. 7: stack_adj_base = 16;
case 8..11: stack_adj_base = 32;
case 12..14: stack_adj_base = 48;
case 15: stack_adj_base = 64;
}
Valid values:
switch (rlist) {
case 4.. 7: stack_adj = [16|32|48| 64];
case 8..11: stack_adj = [32|48|64| 80];
case 12..14: stack_adj = [48|64|80| 96];
case 15: stack_adj = [64|80|96|112];
}
----
[source,sail]
----
RV64:
switch (rlist) {
case 4.. 5: stack_adj_base = 16;
case 6.. 7: stack_adj_base = 32;
case 8.. 9: stack_adj_base = 48;
case 10..11: stack_adj_base = 64;
case 12..13: stack_adj_base = 80;
case 14: stack_adj_base = 96;
case 15: stack_adj_base = 112;
}
Valid values:
switch (rlist) {
case 4.. 5: stack_adj = [ 16| 32| 48| 64];
case 6.. 7: stack_adj = [ 32| 48| 64| 80];
case 8.. 9: stack_adj = [ 48| 64| 80| 96];
case 10..11: stack_adj = [ 64| 80| 96|112];
case 12..13: stack_adj = [ 80| 96|112|128];
case 14: stack_adj = [ 96|112|128|144];
case 15: stack_adj = [112|128|144|160];
}
----
<<<
Description:
This instruction pops (loads) the registers in _reg_list_ from stack memory, adjusts the stack pointer by _stack_adj_ and then returns to _ra_.
[NOTE]
====
All ABI register mappings are for the UABI. An EABI version is planned once the EABI is frozen.
====
For further information see <<insns-pushpop>>.
Stack Adjustment Calculation:
_stack_adj_base_ is the minimum number of bytes, in multiples of 16-byte address increments, required to cover the registers in the list.
_spimm_ is the number of additional 16-byte address increments allocated for the stack frame.
The total stack adjustment represents the total size of the stack frame, which is _stack_adj_base_ added to _spimm_ scaled by 16, as defined above.
Prerequisites:
None
32-bit equivalent:
No direct equivalent encoding exists
Operation:
The first section of pseudo-code may be executed multiple times before the instruction successfully completes.
[source,sail]
----
//This is not SAIL, it's pseudo-code. The SAIL hasn't been written yet.
if (XLEN==32) bytes=4; else bytes=8;
addr=sp+stack_adj-bytes;
for(i in 27,26,25,24,23,22,21,20,19,18,9,8,1) {
//if register i is in xreg_list
if (xreg_list[i]) {
switch(bytes) {
4: asm("lw x[i], 0(addr)");
8: asm("ld x[i], 0(addr)");
}
addr-=bytes;
}
}
----
The final section of pseudo-code executes atomically, and only executes if the section above completes without any exceptions or interrupts.
[source,sail]
----
//This is not SAIL, it's pseudo-code. The SAIL hasn't been written yet.
sp+=stack_adj;
asm("ret");
----
<<<
[#insns-cm_mvsa01,reftext="Move a0-a1 into two different s0-s7 registers"]
==== cm.mvsa01
Synopsis:
Move a0-a1 into two registers of s0-s7
Mnemonic:
cm.mvsa01 _r1s'_, _r2s'_
Encoding (RV32, RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x2, attr: ['C2'] },
{ bits: 3, name: 'r2s\'', attr: [] },
{ bits: 2, name: 0x1, attr: [] },
{ bits: 3, name: 'r1s\'', attr: [] },
{ bits: 3, name: 0x3, attr: [] },
{ bits: 3, name: 0x5, attr: ['FUNCT3'] },
],config:{bits:16}}
....
[NOTE]
====
For the encoding to be legal _r1s'_ != _r2s'_.
====
Assembly Syntax:
[source,sail]
----
cm.mvsa01 r1s', r2s'
----
Description:
This instruction moves _a0_ into _r1s'_ and _a1_ into _r2s'_. _r1s'_ and _r2s'_ must be different.
The execution is atomic, so it is not possible to observe state where only one of _r1s'_ or _r2s'_ has been updated.
The encoding uses _sreg_ number specifiers instead of _xreg_ number specifiers to save encoding space.
The mapping between them is specified in the pseudo-code below.
[NOTE]
====
The _s_ register mapping is taken from the UABI, and may not match the currently unratified EABI. _cm.mvsa01.e_ may be included in the future.
====
Prerequisites:
None
32-bit equivalent:
No direct equivalent encoding exists.
Operation:
[source,sail]
----
//This is not SAIL, it's pseudo-code. The SAIL hasn't been written yet.
if (RV32E && (r1sc>1 || r2sc>1)) {
reserved();
}
xreg1 = {r1sc[2:1]>0,r1sc[2:1]==0,r1sc[2:0]};
xreg2 = {r2sc[2:1]>0,r2sc[2:1]==0,r2sc[2:0]};
X[xreg1] = X[10];
X[xreg2] = X[11];
----
<<<
[#insns-cm_mva01s,reftext="Move two s0-s7 registers into a0-a1"]
==== cm.mva01s
Synopsis:
Move two s0-s7 registers into a0-a1
Mnemonic:
cm.mva01s _r1s'_, _r2s'_
Encoding (RV32, RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x2, attr: ['C2'] },
{ bits: 3, name: 'r2s\'', attr: [] },
{ bits: 2, name: 0x3, attr: [] },
{ bits: 3, name: 'r1s\'', attr: [] },
{ bits: 3, name: 0x3, attr: [] },
{ bits: 3, name: 0x5, attr: ['FUNCT3'] },
],config:{bits:16}}
....
Assembly Syntax:
[source,sail]
----
cm.mva01s r1s', r2s'
----
Description:
This instruction moves _r1s'_ into _a0_ and _r2s'_ into _a1_.
The execution is atomic, so it is not possible to observe state where only one of _a0_ or _a1_ have been updated.
The encoding uses _sreg_ number specifiers instead of _xreg_ number specifiers to save encoding space.
The mapping between them is specified in the pseudo-code below.
[NOTE]
====
The _s_ register mapping is taken from the UABI, and may not match the currently unratified EABI. _cm.mva01s.e_ may be included in the future.
====
Prerequisites:
None
32-bit equivalent:
No direct equivalent encoding exists.
Operation:
[source,sail]
----
//This is not SAIL, it's pseudo-code. The SAIL hasn't been written yet.
if (RV32E && (r1sc>1 || r2sc>1)) {
reserved();
}
xreg1 = {r1sc[2:1]>0,r1sc[2:1]==0,r1sc[2:0]};
xreg2 = {r2sc[2:1]>0,r2sc[2:1]==0,r2sc[2:0]};
X[10] = X[xreg1];
X[11] = X[xreg2];
----
<<<
[#insns-tablejump,reftext="Table Jump Overview"]
=== Table Jump Overview
_cm.jt_ (<<#insns-cm_jt>>) and _cm.jalt_ (<<#insns-cm_jalt>>) are referred to as table jump.
Table jump uses a 256-entry XLEN wide table in instruction memory to contain function addresses.
The table must be a minimum of 64-byte aligned.
Table entries follow the current data endianness. This is different from normal instruction fetch which is always little-endian.
_cm.jt_ and _cm.jalt_ encodings index the table, giving access to functions within the full XLEN wide address space.
This is used as a form of dictionary compression to reduce the code size of _jal_ / _auipc+jalr_ / _jr_ / _auipc+jr_ instructions.
Table jump allows the linker to replace the following instruction sequences with a _cm.jt_ or _cm.jalt_ encoding, and an entry in the table:
* 32-bit _j_ calls
* 32-bit _jal_ ra calls
* 64-bit _auipc+jr_ calls to fixed locations
* 64-bit _auipc+jalr ra_ calls to fixed locations
** The _auipc+jr/jalr_ sequence is used because the offset from the PC is out of the ±1MB range.
If a return address stack is implemented, then as _cm.jalt_ is equivalent to _jal ra_, it pushes to the stack.
==== jvt
The base of the table is in the jvt CSR (see <<csrs-jvt>>), each table entry is XLEN bits.
If the same function is called with and without linking then it must have two entries in the table.
This is typically caused by the same function being called with and without tail calling.
[#tablejump-fault-handling]
==== Table Jump Fault handling
For a table jump instruction, the table entry that the instruction selects is considered an extension of the instruction itself.
Hence, the execution of a table jump instruction involves two instruction fetches, the first to read the instruction (_cm.jt_/_cm.jalt_)
and the second to read from the jump vector table (JVT). Both instruction fetches are _implicit_ reads, and both require
execute permission; read permission is irrelevant. It is recommended that the second fetch be ignored for hardware triggers and breakpoints.
Memory writes to the jump vector table require an instruction barrier (_fence.i_) to guarantee that they are visible to the instruction fetch.
Multiple contexts may have different jump vector tables. JVT may be switched between them without an instruction barrier
if the tables have not been updated in memory since the last _fence.i_.
If an exception occurs on either instruction fetch, xEPC is set to the PC of the table jump instruction, xCAUSE is set as expected for the type of fault and xTVAL (if not set to zero) contains the fetch address which caused the fault.
<<<
[#csrs-jvt,reftext="jvt CSR, table jump base vector and control register"]
==== jvt CSR
Synopsis:
Table jump base vector and control register
Address:
0x0017
Permissions:
URW
Format (RV32):
[wavedrom, , svg]
....
{reg:[
{ bits: 6, name: 'mode', attr: ['6'] },
{ bits: 26, name: 'base[XLEN-1:6] (WARL)', attr: ['XLEN-6'] },
],config:{bits:32}}
....
Format (RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 6, name: 'mode', attr: ['6'] },
{ bits: 58, name: 'base[XLEN-1:6] (WARL)', attr: ['XLEN-6'] },
],config:{bits:64}}
....
Description:
The _jvt_ register is an XLEN-bit *WARL* read/write register that holds the jump table configuration, consisting of the jump table base address (BASE) and the jump table mode (MODE).
If <<Zcmt>> is implemented then _jvt_ must also be implemented, but can contain a read-only value. If _jvt_ is writable, the set of values the register may hold can vary by implementation. The value in the BASE field must always be aligned on a 64-byte boundary.
_jvt.base_ is a virtual address, whenever virtual memory is enabled.
The memory pointed to by _jvt.base_ is treated as instruction memory for the purpose of executing table jump instructions, implying execute access permission.
[#JVT-config-table]
._jvt.mode_ definition
[width="60%",options=header]
|=============================================================================================
| jvt.mode | Comment
| 000000 | Jump table mode
| others | *reserved for future standard use*
|=============================================================================================
_jvt.mode_ is a *WARL* field, so can only be programmed to modes which are implemented. Therefore the discovery mechanism is to
attempt to program different modes and read back the values to see which are available. Jump table mode _must_ be implemented.
[NOTE]
====
in future the RISC-V Unified Discovery method will report the available modes.
====
Architectural State:
_jvt_ CSR adds architectural state to the system software context (such as an OS process), therefore must be saved/restored on context switches.
State Enable:
If the Smstateen extension is implemented, then bit 2 in _mstateen0_, _sstateen0_, and _hstateen0_ is implemented. If bit 2 of a controlling _stateen0_ CSR is zero, then access to the _jvt_ CSR and execution of a _cm.jalt_ or _cm.jt_ instruction by a lower privilege level results in an Illegal Instruction trap (or, if appropriate, a Virtual Instruction trap).
<<<
[#insns-cm_jt,reftext="Jump via table"]
==== cm.jt
Synopsis:
jump via table
Mnemonic:
cm.jt _index_
Encoding (RV32, RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x2, attr: ['C2'] },
{ bits: 8, name: 'index', attr: [] },
{ bits: 3, name: 0x0, attr: [] },
{ bits: 3, name: 0x5, attr: ['FUNCT3'] },
],config:{bits:16}}
....
[NOTE]
====
For this encoding to decode as _cm.jt_, _index<32_, otherwise it decodes as _cm.jalt_, see <<insns-cm_jalt>>.
====
[NOTE]
====
If jvt.mode = 0 (Jump Table Mode) then _cm.jt_ behaves as specified here. If jvt.mode is a reserved value, then _cm.jt_ is also reserved. In the future other defined values of jvt.mode may change the behaviour of _cm.jt_.
====
Assembly Syntax:
[source,sail]
----
cm.jt index
----
Description:
_cm.jt_ reads an entry from the jump vector table in memory and jumps to the address that was read.
For further information see <<insns-tablejump>>.
Prerequisites:
None
32-bit equivalent:
No direct equivalent encoding exists.
<<<
[#insns-cm_jt-SAIL,reftext="cm.jt SAIL code"]
Operation:
[source,sail]
----
//This is not SAIL, it's pseudo-code. The SAIL hasn't been written yet.
# target_address is temporary internal state, it doesn't represent a real register
# InstMemory is byte indexed
switch(XLEN) {
32: table_address[XLEN-1:0] = jvt.base + (index<<2);
64: table_address[XLEN-1:0] = jvt.base + (index<<3);
}
//fetch from the jump table
target_address[XLEN-1:0] = InstMemory[table_address][XLEN-1:0];
j target_address[XLEN-1:0]&~0x1;
----
<<<
[#insns-cm_jalt,reftext="Jump and link via table"]
==== cm.jalt
Synopsis:
jump via table with optional link
Mnemonic:
cm.jalt _index_
Encoding (RV32, RV64):
[wavedrom, , svg]
....
{reg:[
{ bits: 2, name: 0x2, attr: ['C2'] },
{ bits: 8, name: 'index', attr: [] },
{ bits: 3, name: 0x0, attr: [] },
{ bits: 3, name: 0x5, attr: ['FUNCT3'] },
],config:{bits:16}}
....
[NOTE]
====
For this encoding to decode as _cm.jalt_, _index>=32_, otherwise it decodes as _cm.jt_, see <<insns-cm_jt>>.
====
[NOTE]
====
If jvt.mode = 0 (Jump Table Mode) then _cm.jalt_ behaves as specified here. If jvt.mode is a reserved value, then _cm.jalt_ is also reserved. In the future other defined values of jvt.mode may change the behaviour of _cm.jalt_.
====
Assembly Syntax:
[source,sail]
----
cm.jalt index
----
Description:
_cm.jalt_ reads an entry from the jump vector table in memory and jumps to the address that was read, linking to _ra_.
For further information see <<insns-tablejump>>.
Prerequisites:
None
32-bit equivalent:
No direct equivalent encoding exists.
<<<
[#insns-cm_jalt-SAIL,reftext="cm.jalt SAIL code"]
Operation:
[source,sail]
----
//This is not SAIL, it's pseudo-code. The SAIL hasn't been written yet.
# target_address is temporary internal state, it doesn't represent a real register
# InstMemory is byte indexed
switch(XLEN) {
32: table_address[XLEN-1:0] = jvt.base + (index<<2);
64: table_address[XLEN-1:0] = jvt.base + (index<<3);
}
//fetch from the jump table
target_address[XLEN-1:0] = InstMemory[table_address][XLEN-1:0];
jal ra, target_address[XLEN-1:0]&~0x1;
----
|