1 2 3 4 5 6 7 8 9 10 11 12
//FROM ## 2.4 Integer Computational Instructions //### Integer Register-Immediate Instructions //lui-aiupc-u-immed [wavedrom, ,svg] .... {reg: [ {bits: 7, name: 'opcode', attr: ['7', 'LUI', 'AUIPC']}, {bits: 5, name: 'rd', attr: ['5', 'dest', 'dest']}, {bits: 20, name: 'imm[31:12]', attr: ['20', 'U-immediate[31:12]', 'U-immediate[31:12]']} ]} ....