aboutsummaryrefslogtreecommitdiff
path: root/src/machine.tex
diff options
context:
space:
mode:
Diffstat (limited to 'src/machine.tex')
-rw-r--r--src/machine.tex5
1 files changed, 3 insertions, 2 deletions
diff --git a/src/machine.tex b/src/machine.tex
index a3a8e92..6a9d922 100644
--- a/src/machine.tex
+++ b/src/machine.tex
@@ -1580,8 +1580,9 @@ systems. Platforms provide a 64-bit memory-mapped machine-mode
timer compare register ({\tt mtimecmp}), which causes a timer
interrupt to be posted when the {\tt mtime} register contains a value
greater than or equal to the value in the {\tt mtimecmp} register.
-The interrupt remains posted until it is cleared by writing the {\tt
- mtimecmp} register. The interrupt will only be taken if interrupts
+The interrupt remains posted until {\tt mtimecmp} becomes greater than
+{\tt mtime} (typically as a result of writing {\tt mtimecmp}).
+The interrupt will only be taken if interrupts
are enabled and the MTIE bit is set in the {\tt mie} register.
\begin{figure}[h!]