aboutsummaryrefslogtreecommitdiff
path: root/src/zc.adoc
diff options
context:
space:
mode:
authorwmat <wmat@riscv.org>2024-02-26 09:21:47 -0500
committerwmat <wmat@riscv.org>2024-02-26 09:21:47 -0500
commit00c80a69090b30d06164853527b3179a2030b5cd (patch)
tree23ed9b23e67744fb30700e3807d2453bac7d0b11 /src/zc.adoc
parent6e2f30e620d1cd0ecd5a2f209b176249ef02c796 (diff)
downloadriscv-isa-manual-00c80a69090b30d06164853527b3179a2030b5cd.zip
riscv-isa-manual-00c80a69090b30d06164853527b3179a2030b5cd.tar.gz
riscv-isa-manual-00c80a69090b30d06164853527b3179a2030b5cd.tar.bz2
Comment out 32-bit instruction sentence with broken link.
Comment out 32-bit instruction with broken link.
Diffstat (limited to 'src/zc.adoc')
-rw-r--r--src/zc.adoc8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/zc.adoc b/src/zc.adoc
index a00509a..8221860 100644
--- a/src/zc.adoc
+++ b/src/zc.adoc
@@ -731,10 +731,10 @@ _rd'/rs1'_ is from the standard 8-register set x8-x15.
Prerequisites:
Zbb is also required.
-
-32-bit equivalent:
-
-<<insns-sext_b>> from Zbb
+//
+//32-bit equivalent:
+//
+//<<insns-sext_b>> from Zbb
[NOTE]