diff options
| author | Andrew Waterman <andrew@sifive.com> | 2020-08-03 13:58:37 -0700 |
|---|---|---|
| committer | Andrew Waterman <andrew@sifive.com> | 2020-08-03 13:58:37 -0700 |
| commit | d9ea1ca369d6f1f8e61644b0bb87416a4f2857d8 (patch) | |
| tree | caa7a66af18e7d63b54fedc328eb1a469b77c933 /src/supervisor.tex | |
| parent | 9e89973930099464d0dbd3e98c042b477a27c1d7 (diff) | |
| download | riscv-isa-manual-d9ea1ca369d6f1f8e61644b0bb87416a4f2857d8.zip riscv-isa-manual-d9ea1ca369d6f1f8e61644b0bb87416a4f2857d8.tar.gz riscv-isa-manual-d9ea1ca369d6f1f8e61644b0bb87416a4f2857d8.tar.bz2 | |
Fix formatting of 2^XLEN
h/t Trond Endrestøl
Diffstat (limited to 'src/supervisor.tex')
| -rw-r--r-- | src/supervisor.tex | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/supervisor.tex b/src/supervisor.tex index 8684747..b592ab0 100644 --- a/src/supervisor.tex +++ b/src/supervisor.tex @@ -194,7 +194,7 @@ source register operand bits above the configured XLEN, and must sign-extend results to fill the widest supported XLEN in the destination register. If UXLEN~$<$~SXLEN, user-mode instruction-fetch addresses and load and store -effective addresses are taken modulo $2^{UXLEN}$. For example, when UXLEN=32 +effective addresses are taken modulo $2^{\text{UXLEN}}$. For example, when UXLEN=32 and SXLEN=64, user-mode memory accesses reference the lowest \wunits{4}{GiB} of the address space. |