diff options
| author | Andrew Waterman <andrew@sifive.com> | 2020-09-28 21:57:30 -0700 |
|---|---|---|
| committer | Andrew Waterman <andrew@sifive.com> | 2020-09-28 21:57:30 -0700 |
| commit | 8c04a22e02a871b82a4d459b635e17b9dab3cce2 (patch) | |
| tree | 870af60050edb648c775be5a3eb1de690ec95fcd /src/supervisor.tex | |
| parent | 7391e74010fc653ba1f816d40870bdb5d7049748 (diff) | |
| download | riscv-isa-manual-8c04a22e02a871b82a4d459b635e17b9dab3cce2.zip riscv-isa-manual-8c04a22e02a871b82a4d459b635e17b9dab3cce2.tar.gz riscv-isa-manual-8c04a22e02a871b82a4d459b635e17b9dab3cce2.tar.bz2 | |
Clarify that "exception code" is used for both exceptions and interrupts
Diffstat (limited to 'src/supervisor.tex')
| -rw-r--r-- | src/supervisor.tex | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/supervisor.tex b/src/supervisor.tex index 45c1c38..53f2a3e 100644 --- a/src/supervisor.tex +++ b/src/supervisor.tex @@ -648,7 +648,7 @@ explicitly written by software. The Interrupt bit in the {\tt scause} register is set if the trap was caused by an interrupt. The Exception Code field -contains a code identifying the last exception. Table~\ref{scauses} +contains a code identifying the last exception or interrupt. Table~\ref{scauses} lists the possible exception codes for the current supervisor ISAs. The Exception Code is a \wlrl\ field. It is required to hold the values 0--31 (i.e., bits 4--0 must be implemented), but otherwise |