aboutsummaryrefslogtreecommitdiff
path: root/src/riscv-spec.tex
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2017-02-01 20:41:47 -0800
committerAndrew Waterman <andrew@sifive.com>2017-02-01 20:41:47 -0800
commitab6f8c9bd7bc85361fcf35667d1fddfaf367a53f (patch)
tree716a2118ca0565dbb4e7903723f283ae4dd13c46 /src/riscv-spec.tex
parent207a7c6ee51aa2fd74d4618cd1369ddc21706b9e (diff)
downloadriscv-isa-manual-ab6f8c9bd7bc85361fcf35667d1fddfaf367a53f.zip
riscv-isa-manual-ab6f8c9bd7bc85361fcf35667d1fddfaf367a53f.tar.gz
riscv-isa-manual-ab6f8c9bd7bc85361fcf35667d1fddfaf367a53f.tar.bz2
Reorganize directory structure
Diffstat (limited to 'src/riscv-spec.tex')
-rw-r--r--src/riscv-spec.tex72
1 files changed, 72 insertions, 0 deletions
diff --git a/src/riscv-spec.tex b/src/riscv-spec.tex
new file mode 100644
index 0000000..eff7333
--- /dev/null
+++ b/src/riscv-spec.tex
@@ -0,0 +1,72 @@
+%=======================================================================
+% riscv-spec.tex
+%-----------------------------------------------------------------------
+
+\documentclass[twoside,11pt]{book}
+
+\input{preamble}
+
+\newcommand{\specrev}{2.2-draft}
+
+\begin{document}
+
+\title{\vspace{-0.7in}\Large {\bf The RISC-V Instruction Set Manual} \\
+ \large {\bf Volume I: User-Level ISA} \\
+ Document Version \specrev
+ \vspace{-0.1in}}
+
+\author{Andrew Waterman, Yunsup Lee, David Patterson, Krste
+ Asanovi\'{c} \\
+ CS Division, EECS Department, University of California, Berkeley \\
+ {\tt \{waterman|yunsup|pattrsn|krste\}@eecs.berkeley.edu} \\
+ \today
+ \\
+ \\
+ \\
+ An earlier version of this document is also available as Technical Report
+ \href{http://www.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-118.html}
+ {\color{blue} UCB/EECS-2016-118}. \\
+ }
+
+\date{}
+\maketitle
+
+\markboth{Volume I: RISC-V User-Level ISA V\specrev}
+{Copyright \copyright\,2010--2016, The Regents of the University of California. All rights reserved.}
+\thispagestyle{empty}
+
+\frontmatter
+
+\input{preface}
+
+\tableofcontents
+
+\mainmatter
+
+\input{intro}
+\input{rv32}
+\input{rv32e}
+\input{rv64}
+\input{m}
+\input{a}
+\input{f}
+\input{d}
+\input{gmaps}
+\input{extensions}
+\input{naming}
+\input{q}
+\input{l}
+\input{c}
+\input{v}
+\input{b}
+\input{t}
+\input{p}
+\input{rv128}
+\input{calling}
+\input{assembly}
+\input{history}
+
+\bibliographystyle{plain}
+\bibliography{riscv-spec}
+
+\end{document}