diff options
| author | Ved Shanbhogue <ved@rivosinc.com> | 2023-10-05 14:18:13 -0500 |
|---|---|---|
| committer | Andrew Waterman <andrew@sifive.com> | 2023-10-30 14:49:46 -0700 |
| commit | a3c1eae58494d22adc6e696b474406c24c3b31f5 (patch) | |
| tree | 7a011f1bf1e9d57417c14a5df84ee589bffe21c3 /src/priv-preface.adoc | |
| parent | c6b851d9ad4c2ae2dbd1253d86c7c7f9b4ff295e (diff) | |
| download | riscv-isa-manual-a3c1eae58494d22adc6e696b474406c24c3b31f5.zip riscv-isa-manual-a3c1eae58494d22adc6e696b474406c24c3b31f5.tar.gz riscv-isa-manual-a3c1eae58494d22adc6e696b474406c24c3b31f5.tar.bz2 | |
clarify G-stage PTE A/D setting for VS implicit load/store
Diffstat (limited to 'src/priv-preface.adoc')
| -rw-r--r-- | src/priv-preface.adoc | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/priv-preface.adoc b/src/priv-preface.adoc index 72a8206..9b6d381 100644 --- a/src/priv-preface.adoc +++ b/src/priv-preface.adoc @@ -42,6 +42,7 @@ in `menvcfg` and `henvcfg`. * Clarified that MXLEN≥SXLEN, and added the constraint that SXLEN≥UXLEN. * Clarified that WFI is not a HINT instruction. +* Clarified that VS-stage page-table accesses set G-stage A/D bits. * Clarified ordering rules when PBMT=IO is used on main-memory regions. * Defined hardware error and software check exception codes. |