aboutsummaryrefslogtreecommitdiff
path: root/src/priv-csrs.adoc
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2024-04-04 16:48:20 -0700
committerAndrew Waterman <andrew@sifive.com>2024-04-04 16:48:20 -0700
commit42019faba3e90ef350e3ade7aee72fc88813a2af (patch)
tree23a98334a5e3fa855b5fcdad25c91f7f7b61a09e /src/priv-csrs.adoc
parent4af7149ea31fb60d30581e16faa3885fe5d00fb3 (diff)
downloadriscv-isa-manual-42019faba3e90ef350e3ade7aee72fc88813a2af.zip
riscv-isa-manual-42019faba3e90ef350e3ade7aee72fc88813a2af.tar.gz
riscv-isa-manual-42019faba3e90ef350e3ade7aee72fc88813a2af.tar.bz2
Move mhpmevent CSR numbers to main CSR table
Diffstat (limited to 'src/priv-csrs.adoc')
-rw-r--r--src/priv-csrs.adoc22
1 files changed, 19 insertions, 3 deletions
diff --git a/src/priv-csrs.adoc b/src/priv-csrs.adoc
index 393c17d..e67ca94 100644
--- a/src/priv-csrs.adoc
+++ b/src/priv-csrs.adoc
@@ -663,22 +663,38 @@ Upper 32 bits of `mhpmcounter31`, RV32 only.
`0x323` +
`0x324` +
&#160; +
-`0x33F`
+`0x33F` +
+`0x723` +
+`0x724` +
+&#160; +
+`0x73F`
|MRW +
MRW +
MRW +
&#160; +
MRW +
+MRW +
+MRW +
+&#160; +
+MRW
|`mcountinhibit` +
`mhpmevent3` +
`mhpmevent4` +
&#8942; +
-`mhpmevent31`
+`mhpmevent31` +
+`mhpmevent3h` +
+`mhpmevent4h` +
+&#8942; +
+`mhpmevent31h`
|Machine counter-inhibit register. +
Machine performance-monitoring event selector. +
Machine performance-monitoring event selector. +
&#160; +
-Machine performance-monitoring event selector.
+Machine performance-monitoring event selector. +
+Upper 32 bits of `mhpmevent3`, RV32 only. +
+Upper 32 bits of `mhpmevent4`, RV32 only. +
+&#160; +
+Upper 32 bits of `mhpmevent31`, RV32 only.
4+^|Debug/Trace Registers (shared with Debug Mode)