aboutsummaryrefslogtreecommitdiff
path: root/src/images
diff options
context:
space:
mode:
authorKersten Richter <kersten@riscv.org>2024-06-11 08:21:16 -0500
committerGitHub <noreply@github.com>2024-06-11 08:21:16 -0500
commita8e6384ad623cfa224357b12037d034a8285eebb (patch)
tree91d69d6742b7bff1d97eaa8dcc48aa93590faeef /src/images
parent0fdaf53477e1a3d8f2445d09492cd1f60163f3cc (diff)
downloadriscv-isa-manual-a8e6384ad623cfa224357b12037d034a8285eebb.zip
riscv-isa-manual-a8e6384ad623cfa224357b12037d034a8285eebb.tar.gz
riscv-isa-manual-a8e6384ad623cfa224357b12037d034a8285eebb.tar.bz2
Update cr-registers-new.adoc
adding in real prime Signed-off-by: Kersten Richter <kersten@riscv.org>
Diffstat (limited to 'src/images')
-rw-r--r--src/images/wavedrom/cr-registers-new.adoc18
1 files changed, 9 insertions, 9 deletions
diff --git a/src/images/wavedrom/cr-registers-new.adoc b/src/images/wavedrom/cr-registers-new.adoc
index 41dde0a..46a34e6 100644
--- a/src/images/wavedrom/cr-registers-new.adoc
+++ b/src/images/wavedrom/cr-registers-new.adoc
@@ -4,7 +4,7 @@
${wd({reg: [
{bits: 2, name: 'op', type: 8},
{bits: 5, name: 'rs2', type: 4},
- {bits: 5, name: 'rd / rs1', type: 7},
+ {bits: 5, name: 'rd / rs1ʹ, type: 7},
{bits: 4, name: 'funct4', type: 8},
{bits: 2, name: 'op', type: 8},
@@ -19,33 +19,33 @@ ${wd({reg: [
{bits: 3, name: 'funct3', type: 8},
{bits: 2, name: 'op', type: 8},
- {bits: 3, name: 'rd&prime;', type: 2},
+ {bits: 3, name: 'rdʹ', type: 2},
{bits: 8, name: 'imm', type: 3},
{bits: 3, name: 'funct3', type: 8},
{bits: 2, name: 'op', type: 8},
- {bits: 3, name: 'rd&prime;', type: 2},
+ {bits: 3, name: 'rdʹ', type: 2},
{bits: 2, name: 'imm', type: 3},
- {bits: 3, name: 'rs1&prime;', type: 4},
+ {bits: 3, name: 'rs1ʹ', type: 4},
{bits: 3, name: 'imm', type: 3},
{bits: 3, name: 'funct3', type: 8},
{bits: 2, name: 'op', type: 8},
- {bits: 3, name: 'rs2&prime;', type: 4},
+ {bits: 3, name: 'rs2ʹ', type: 4},
{bits: 2, name: 'imm', type: 3},
- {bits: 3, name: 'rs1&prime;', type: 4},
+ {bits: 3, name: 'rs1ʹ', type: 4},
{bits: 3, name: 'imm', type: 3},
{bits: 3, name: 'funct3', type: 8},
{bits: 2, name: 'op', type: 8},
- {bits: 3, name: 'rs2&prime;', type: 4},
+ {bits: 3, name: 'rs2ʹ', type: 4},
{bits: 2, name: 'funct2', type: 8},
- {bits: 3, name: 'rd` / rs1&prime;', type: 7},
+ {bits: 3, name: 'rd` / rs1ʹ', type: 7},
{bits: 6, name: 'funct6', type: 8},
{bits: 2, name: 'op', type: 8},
{bits: 5, name: 'offset', type: 3},
- {bits: 3, name: 'rd` / rs1&prime;', type: 7},
+ {bits: 3, name: 'rd` / rs1ʹ', type: 7},
{bits: 3, name: 'offset', type: 3},
{bits: 3, name: 'funct3', type: 8},