aboutsummaryrefslogtreecommitdiff
path: root/src/c.tex
diff options
context:
space:
mode:
authorTynan McAuley <tymcauley@gmail.com>2018-06-16 23:13:55 -0400
committerTynan McAuley <tymcauley@gmail.com>2018-06-16 23:17:29 -0400
commit40bfc6e1a78b0cb3d992c19973f21cce058e98a5 (patch)
tree70ec82aecf5a451cf9db917ed1675d7b8a566831 /src/c.tex
parent6847ffd3fa2deb20dc450813e9662b0a56dfe363 (diff)
downloadriscv-isa-manual-40bfc6e1a78b0cb3d992c19973f21cce058e98a5.zip
riscv-isa-manual-40bfc6e1a78b0cb3d992c19973f21cce058e98a5.tar.gz
riscv-isa-manual-40bfc6e1a78b0cb3d992c19973f21cce058e98a5.tar.bz2
Fixed register name formatting error in c.tex.
Changed the rs1-prime, rs2-prime, and rd-prime names to all be formatted as italics and to use the math-mode single quote, which is consistent with how these registers are formatted elsewhere in this file.
Diffstat (limited to 'src/c.tex')
-rw-r--r--src/c.tex2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/c.tex b/src/c.tex
index 4b86fc5..477153c 100644
--- a/src/c.tex
+++ b/src/c.tex
@@ -343,7 +343,7 @@ Floating-Point Register ABI Name & {\tt fs0} & {\tt fs1} & {\tt fa0} & {\
\end{tabular}
\end{center}
}
-\caption{Registers specified by the three-bit rs1', rs2', and rd' fields of the CIW, CL, CS, and CB formats.}
+\caption{Registers specified by the three-bit {\em rs1$'$}, {\em rs2$'$}, and {\em rd$'$} fields of the CIW, CL, CS, and CB formats.}
\label{registers}
\end{table}