aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorBill Traynor <wmat@riscv.org>2022-11-27 16:15:05 -0500
committerBill Traynor <wmat@riscv.org>2022-11-27 16:15:05 -0500
commitfd582cbdb3ec2dd7d3a775f27b78cbf7e53232fa (patch)
treea65ba8f677f69e3974067cd3419a443145559ce3
parentfe7fcc93aeaf4155eeb0b8b8f30a4f01952c9472 (diff)
downloadriscv-isa-manual-fd582cbdb3ec2dd7d3a775f27b78cbf7e53232fa.zip
riscv-isa-manual-fd582cbdb3ec2dd7d3a775f27b78cbf7e53232fa.tar.gz
riscv-isa-manual-fd582cbdb3ec2dd7d3a775f27b78cbf7e53232fa.tar.bz2
Wrapping multiple attrs in brackets.
Only single attrs don't require brackets so wrapping multiple attrs in brackets.
-rw-r--r--src/images/wavedrom/integer_computational.adoc10
1 files changed, 5 insertions, 5 deletions
diff --git a/src/images/wavedrom/integer_computational.adoc b/src/images/wavedrom/integer_computational.adoc
index da5a366..3844033 100644
--- a/src/images/wavedrom/integer_computational.adoc
+++ b/src/images/wavedrom/integer_computational.adoc
@@ -4,11 +4,11 @@
[wavedrom, ,]
....
{reg: [
- {bits: 7, name: 'opcode', attr: 'OP-IMM', 'OP-IMM', type: 8},
- {bits: 5, name: 'rd', attr: 'dest', 'dest', type: 2},
- {bits: 3, name: 'func3', attr: 'ADDI/SLTI[U]', 'ANDI/ORI/XORI', type: 8},
- {bits: 5, name: 'rs1', attr: 'src', 'src', type: 4},
- {bits: 12, name: 'imm[11:0]', attr: 'I-immediate[11:0]', 'I-immediate[11:0]', type: 3}
+ {bits: 7, name: 'opcode', attr: ['OP-IMM', 'OP-IMM'], type: 8},
+ {bits: 5, name: 'rd', attr: ['dest', 'dest'], type: 2},
+ {bits: 3, name: 'func3', attr: ['ADDI/SLTI[U]', 'ANDI/ORI/XORI'], type: 8},
+ {bits: 5, name: 'rs1', attr: ['src', 'src'], type: 4},
+ {bits: 12, name: 'imm[11:0]', attr: ['I-immediate[11:0]', 'I-immediate[11:0]'], type: 3}
]}
....