aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2022-01-25 15:13:51 -0800
committerAndrew Waterman <andrew@sifive.com>2022-01-25 15:13:51 -0800
commitc1c77c4902d5e7c58613d725d09d66a2a743da1c (patch)
tree6ecdeda7a42f6c6bc5e203fca7ce6dcf93aaf475
parent9181ac0b74a6e41b911893f563510626aba0e1d4 (diff)
downloadriscv-isa-manual-c1c77c4902d5e7c58613d725d09d66a2a743da1c.zip
riscv-isa-manual-c1c77c4902d5e7c58613d725d09d66a2a743da1c.tar.gz
riscv-isa-manual-c1c77c4902d5e7c58613d725d09d66a2a743da1c.tar.bz2
Remove tentative purpose for reserved misa.B and misa.J bits
This change has no normative effect. What were formerly informally referred to as the B and J extensions are instead going to become multiple smaller and disjoint extensions. Since it appears unlikely that B and J will ultimately have any meaning, simply mark these misa bits as "reserved", rather than "tentatively reserved for X".
-rw-r--r--src/machine.tex4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/machine.tex b/src/machine.tex
index c7f6fd0..1b26271 100644
--- a/src/machine.tex
+++ b/src/machine.tex
@@ -116,7 +116,7 @@ The ``X'' bit will be set if there are any non-standard extensions.
Bit & Character & Description \\
\hline
0 & A & Atomic extension \\
- 1 & B & {\em Tentatively reserved for Bit-Manipulation extension} \\
+ 1 & B & {\em Reserved} \\
2 & C & Compressed extension \\
3 & D & Double-precision floating-point extension \\
4 & E & RV32E base ISA \\
@@ -124,7 +124,7 @@ Bit & Character & Description \\
6 & G & {\em Reserved} \\
7 & H & Hypervisor extension \\
8 & I & RV32I/64I/128I base ISA \\
- 9 & J & {\em Tentatively reserved for Dynamically Translated Languages extension} \\
+ 9 & J & {\em Reserved} \\
10 & K & {\em Reserved} \\
11 & L & {\em Reserved} \\
12 & M & Integer Multiply/Divide extension \\