diff options
| author | Andrei Solodovnikov <VoultBoy@yandex.ru> | 2023-11-23 02:26:26 +0300 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2023-11-22 15:26:26 -0800 |
| commit | b0040f3c2f16cd2ed094949dafe92ed27e4be56d (patch) | |
| tree | a7585051b9b76ddd3c940525b0307cfb9ec73010 | |
| parent | b36aecfd9930a800f4000f79803be9e6d52ab77e (diff) | |
| download | riscv-isa-manual-b0040f3c2f16cd2ed094949dafe92ed27e4be56d.zip riscv-isa-manual-b0040f3c2f16cd2ed094949dafe92ed27e4be56d.tar.gz riscv-isa-manual-b0040f3c2f16cd2ed094949dafe92ed27e4be56d.tar.bz2 | |
Fix MODE field description of mtvec register (#1165)
Fix MODE field description in the mtvec register
In Section 1.6, "Exceptions, Traps, and Interrupts" of the unprivileged
specification, a distinction is made between exceptions and interrupts.
Table 13 in the privileged specification uses the term "exceptions" as a
catch-all expression, encompassing both "exceptions and interrupts"
which may not be immediately apparent.
Reading "exceptions" merely as "exceptions" initially led me to believe
that the 0th bit is used to control exception handling behavior, while
the 1st bit is used to control interrupt handling behavior.
Signed-off-by: Andrei Solodovnikov <VoultBoy@yandex.ru>
| -rw-r--r-- | src/machine.adoc | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/machine.adoc b/src/machine.adoc index 107d924..b5e20a9 100644 --- a/src/machine.adoc +++ b/src/machine.adoc @@ -1087,7 +1087,7 @@ hand, we wish to allow flexibility for larger systems. |Direct + Vectored + --- -|All exceptions set `pc` to BASE. + +|All traps set `pc` to BASE. + Asynchronous interrupts set `pc` to BASE+4×cause. + _Reserved_ |=== |