aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2017-05-20 01:11:56 -0700
committerAndrew Waterman <andrew@sifive.com>2017-05-20 01:11:56 -0700
commit3e6b37033d0ec9a2e0cc132b885655afa100589e (patch)
treeeada5bc5e212b86b605d5e48d2500e39e5be9148
parentff93ec3f3567510d11882691ec3dfe8b35874617 (diff)
downloadriscv-isa-manual-3e6b37033d0ec9a2e0cc132b885655afa100589e.zip
riscv-isa-manual-3e6b37033d0ec9a2e0cc132b885655afa100589e.tar.gz
riscv-isa-manual-3e6b37033d0ec9a2e0cc132b885655afa100589e.tar.bz2
C.LUI uses nzimm, not nzuimm
-rw-r--r--src/c.tex4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/c.tex b/src/c.tex
index 3e06082..78eb361 100644
--- a/src/c.tex
+++ b/src/c.tex
@@ -742,7 +742,7 @@ format and can target any integer register.
\hline
3 & 1 & 5 & 5 & 2 \\
C.LI & imm[5] & dest$\neq$0 & imm[4:0] & C1 \\
-C.LUI & nzuimm[17] & $\textrm{dest}{\neq}{\left\{0,2\right\}}$ & nzuimm[16:12] & C1 \\
+C.LUI & nzimm[17] & $\textrm{dest}{\neq}{\left\{0,2\right\}}$ & nzimm[16:12] & C1 \\
\end{tabular}
\end{center}
C.LI loads the sign-extended 6-bit immediate, {\em imm}, into
@@ -754,7 +754,7 @@ destination register, clears the bottom 12 bits, and sign-extends bit
17 into all higher bits of the destination. C.LUI is only valid when
$\textit{rd}{\neq}{\left\{\texttt{x0},\texttt{x2}\right\}}$,
and when the immediate is not equal to zero.
-C.LUI expands into {\tt lui rd, nzuimm[17:12]}.
+C.LUI expands into {\tt lui rd, nzimm[17:12]}.
\subsection*{Integer Register-Immediate Operations}