aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorKersten Richter <kersten@riscv.org>2024-06-11 08:23:19 -0500
committerGitHub <noreply@github.com>2024-06-11 08:23:19 -0500
commit2da148c3355697dd929ef2d6c3cbe6531f29a211 (patch)
tree500bf9895f6b1490a12dec40a677ecae18b911ea
parenta8e6384ad623cfa224357b12037d034a8285eebb (diff)
downloadriscv-isa-manual-2da148c3355697dd929ef2d6c3cbe6531f29a211.zip
riscv-isa-manual-2da148c3355697dd929ef2d6c3cbe6531f29a211.tar.gz
riscv-isa-manual-2da148c3355697dd929ef2d6c3cbe6531f29a211.tar.bz2
Update cr-register.adoc
adding the real prime Signed-off-by: Kersten Richter <kersten@riscv.org>
-rw-r--r--src/images/wavedrom/cr-register.adoc4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/images/wavedrom/cr-register.adoc b/src/images/wavedrom/cr-register.adoc
index 9c908ff..63286e4 100644
--- a/src/images/wavedrom/cr-register.adoc
+++ b/src/images/wavedrom/cr-register.adoc
@@ -74,7 +74,7 @@
{bits: 2, name: 'op', type: 8},
{bits: 3, name: 'rs2ʹ', type: 4},
{bits: 2, name: 'funct2', type: 8},
- {bits: 3, name: 'rd`/rs1ʹ', type: 7},
+ {bits: 3, name: 'rdʹ/rs1ʹ', type: 7},
{bits: 6, name: 'funct6', type: 8},
]}
....
@@ -84,7 +84,7 @@
{reg: [
{bits: 2, name: 'op', type: 8},
{bits: 5, name: 'offset', type: 3},
- {bits: 3, name: 'rd`/rs1ʹ', type: 7},
+ {bits: 3, name: 'rdʹ/rs1ʹ', type: 7},
{bits: 3, name: 'offset', type: 3},
{bits: 3, name: 'funct3', type: 8},
]}