index
:
riscv-tools/riscv-tests/env.git
master
priv-1.10
priv-1.9
riscv-test-env-sail
vectorless
Unnamed repository; edit this file 'description' to name the repository.
root
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
v
/
riscv_test.h
Age
Commit message (
Expand
)
Author
Files
Lines
2023-08-22
Support setting V-env LFSR bits with a compiler flag (#43)
HEAD
master
Jerry Zhao
1
-2
/
+6
2023-02-02
env: trap and page fault filter mechanism (#40)
deepak0414
1
-0
/
+10
2020-04-14
encoding: add new VCSR for vector 0.9
Chih-Min Chao
1
-1
/
+3
2020-03-05
enable vector unit in V environment (#20)
Han-Kuan Chen
1
-0
/
+3
2018-09-06
Enable EXTRA_INIT macro to work in VM environment (#10)
Michael McKeown
1
-0
/
+4
2016-12-06
avoid non-standard predefined macros
Andrew Waterman
1
-5
/
+1
2016-06-15
Speed up VM tests
Andrew Waterman
1
-1
/
+0
2016-05-25
Keep tohost/fromhost at deterministic address
Andrew Waterman
1
-3
/
+0
2016-03-14
Support RV32 virtual memory tests
priv-1.9
Andrew Waterman
1
-1
/
+5
2015-09-20
Remove Hwacha v3 support
Andrew Waterman
1
-83
/
+1
2015-05-19
Improve coverage of VM tests
Andrew Waterman
1
-2
/
+3
2015-03-27
New virtual memory implementation (Sv39)
Andrew Waterman
1
-1
/
+1
2015-03-16
clean up pt and vector environments
Yunsup Lee
1
-3
/
+3
2015-01-09
Add LICENSE
Andrew Waterman
1
-0
/
+2
2014-02-06
fix recursive interrupts, and more improvements to code
Yunsup Lee
1
-2
/
+4
2014-02-06
Improve trap entry code
Andrew Waterman
1
-4
/
+9
2014-01-31
Use TESTNUM instead of x28 directly
Andrew Waterman
1
-22
/
+14
2013-11-24
Update to new privileged mode
Andrew Waterman
1
-3
/
+3
2013-11-13
split out envs from riscv-tests
Yunsup Lee
1
-0
/
+155