index
:
riscv-tools/riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
isa
/
rv64si
/
ma_fetch.S
Age
Commit message (
Expand
)
Author
Files
Lines
2023-02-13
Fix ma_fetch test for norvc (#454)
Yujia Qiao
1
-1
/
+1
2023-01-19
Fix ma_fetch test for writable misa.C (#449)
Jerry Zhao
1
-3
/
+3
2022-12-28
Fix ma_fetch test to support systems where no RVC does not imply IALIGN=32
Jerry Zhao
1
-9
/
+31
2018-03-21
Make misa.C test conform to Hauser proposal
Andrew Waterman
1
-43
/
+10
2018-02-27
Add test for clearing misa.C while PC is misaligned (#117)
Andrew Waterman
1
-1
/
+79
2017-11-11
Make sure that code is 4-byte aligned before disabling rvc (#100)
Andrew Waterman
1
-0
/
+1
2017-10-30
Declare trap handlers as global symbols. (#87)
Richard Xia
1
-0
/
+1
2017-10-26
Verify that mtval/stval is written correctly on misaligned fetch
Andrew Waterman
1
-1
/
+9
2017-09-01
Improve ma_fetch test to cover JAL and branches
Andrew Waterman
1
-1
/
+48
2016-07-22
Make ma_fetch test robust against code size changes
Andrew Waterman
1
-2
/
+4
2016-07-11
Remove instruction width assumptions to support RVC
Andrew Waterman
1
-0
/
+1
2016-04-30
ERET -> xRET; new memory map
Andrew Waterman
1
-0
/
+1
2016-03-03
Fix ma_fetch to work with or without RVC
Andrew Waterman
1
-8
/
+18
2015-03-25
split out S-mode tests and M-mode tests
Yunsup Lee
1
-3
/
+8
2015-03-21
Merge rv64si and rv32si tests
Andrew Waterman
1
-0
/
+83