index
:
riscv-tools/riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
isa
/
macros
Age
Commit message (
Expand
)
Author
Files
Lines
2016-01-29
Check NAN values in fdiv tests
Palmer Dabbelt
1
-0
/
+8
2015-12-14
change la to li as appropriate in test macros
Howard Mao
1
-2
/
+2
2015-09-20
Remove Hwacha v3 tests
Andrew Waterman
1
-123
/
+0
2015-03-20
Add fdiv test
Andrew Waterman
1
-4
/
+4
2015-03-17
relay hwacha cause/aux to scause/sbadaddr
Yunsup Lee
1
-4
/
+4
2015-03-16
revamp vector tests with new privileged spec, and add scalar pt tests
Yunsup Lee
1
-4
/
+2
2015-03-12
Update to new privileged spec
Andrew Waterman
2
-2
/
+2
2015-01-09
Add LICENSE
Andrew Waterman
2
-0
/
+4
2015-01-04
Avoid deprecated "b" pseudo-op; use "j" instead
Andrew Waterman
2
-6
/
+6
2014-12-03
Rely on assembler to relax far branches
Andrew Waterman
1
-12
/
+3
2014-03-18
Check FP corner cases and flags
Andrew Waterman
2
-30
/
+42
2014-01-31
Reference TESTNUM instead of x28 directly
Andrew Waterman
2
-51
/
+51
2013-11-24
Update to new privileged ISA
Andrew Waterman
2
-16
/
+20
2013-11-05
correctly set SR_EA bit for all vector physical tests
Yunsup Lee
1
-0
/
+2
2013-10-17
add hwacha exception support
Yunsup Lee
1
-19
/
+21
2013-10-10
revamp hwacha tests
Yunsup Lee
2
-44
/
+40
2013-08-23
Reflect changes to ISA
Andrew Waterman
2
-18
/
+18
2013-04-24
add more header information to test_macros
Yunsup Lee
2
-183
/
+225
2013-04-22
initial commit
Yunsup Lee
2
-0
/
+1274