aboutsummaryrefslogtreecommitdiff
path: root/debug
AgeCommit message (Expand)AuthorFilesLines
2022-10-07debug: Add --debug_server arg to open gdb on OpenOCDTim Newsome2-3/+14
2022-10-06Merge pull request #414 from YenHaoChen/pr-timestampTim Newsome1-2/+2
2022-10-05Update testlib.py; remove ANSI escape sequencesYenHaoChen1-1/+2
2022-10-05update gdbserver.py; release tolerance value of MemorySampleTest()YenHaoChen1-2/+2
2022-07-25Ignore `mip` and `time` in DisconnectTest. (#406)Tim Newsome1-1/+2
2022-07-22Fix string formatting in testlib.assertTrue()Tim Newsome1-1/+1
2022-07-14Pylint fix. (#405)Tim Newsome1-1/+2
2022-07-14Only run SemihostingFileio on single hart systems. (#404)Tim Newsome1-0/+11
2022-07-11Debug MemorySampleMixed: Disable 64-bit sampling on 32-bit targets (#402)Luke Wren1-2/+6
2022-07-08Fix SemihostingFileio (#403)Tim Newsome1-1/+2
2022-07-01Complete this pass of pylint changes. (#401)Tim Newsome2-149/+151
2022-06-23Another pylint upgrade. (#398)Tim Newsome3-173/+191
2022-06-08Test semihosting_fileioTim Newsome2-4/+27
2022-05-31Address pylint warnings. (#385)Tim Newsome8-15/+16
2022-05-31Fix GdbTest.disable_pmp failing on systems which support NAPOT but not TOR re...Luke Wren1-2/+8
2022-05-16V implies FD now. (#382)Tim Newsome1-3/+3
2022-04-25Add EbreakTest. (#380)Tim Newsome2-0/+62
2022-04-07Make download test data const. (#378)Tim Newsome1-2/+2
2022-03-03With new OpenOCD, gdb prints thread info differently (#373)Tim Newsome1-1/+2
2022-03-03Add assert to MemorySampleTest. (#370)Tim Newsome1-0/+1
2022-02-09Debug test to check that stepping doesn't inappropriately switch to Thread 1 ...Greg Savin1-0/+21
2022-01-06Add gdb.interact() for debug tests. (#367)Tim Newsome1-0/+18
2021-11-29Fix TranslateTests. (#365)Tim Newsome2-5/+7
2021-11-12Set `riscv resume_order reversed`. (#363)Tim Newsome1-0/+2
2021-11-12Create DisconnectTest. (#364)Tim Newsome2-32/+53
2021-11-12Add timing output to DebugTurboStep. (#362)Tim Newsome1-1/+5
2021-10-05Remove slen. (#360)Tim Newsome4-22/+16
2021-07-19Debug tests: catch write to nonexistent trigger registers in entry.S (#348)Luke Wren1-0/+7
2021-06-08Tweaks for multispike. (#339)Tim Newsome3-9/+19
2021-05-20Test multiple heterogeneous spike instances. (#338)Tim Newsome6-63/+70
2021-05-07Test daisy chained homogeneous spike instances. (#334)Tim Newsome9-40/+303
2021-04-13Add FreeRTOS smoke tests. (#333)Tim Newsome9-15/+103
2021-02-11Add early_applicable() to a few tests. (#325)Tim Newsome1-7/+8
2021-01-25Smoketest that vl and vtype can be modified. (#320)Tim Newsome2-29/+12
2021-01-08Disable V extension when compiler doesn't support it. (#317)Tim Newsome1-2/+24
2021-01-07Park other harts in TranslateTest. (#313)Tim Newsome1-0/+1
2021-01-07Stop testing `-rtos riscv`. (#314)Tim Newsome2-23/+3
2020-12-31Make HiFiveUnleashed tests clean.Tim Newsome7-1/+14
2020-12-18Add test for new OpenOCD `riscv info` command. (#310)Tim Newsome1-0/+13
2020-12-18Revive and expand invalid read test. (#309)Tim Newsome1-12/+19
2020-12-14Add tests for memory sampling feature. (#300)Tim Newsome10-1/+104
2020-10-08Expose registers on all harts in openocd cfgs (#297)Samuel Obuch2-4/+10
2020-08-31Add test for `riscv repeat_read`. (#293)Tim Newsome1-0/+34
2020-08-12Point people at a compiler that supports vectors. (#290)Tim Newsome1-1/+2
2020-08-06Add enable_rtos_riscv (#288)Tim Newsome1-0/+2
2020-07-01Make pylint happy. (#285)Tim Newsome1-0/+1
2020-06-25Add manual hwbp test. (#283)Tim Newsome4-0/+98
2020-06-25Create a more sophisticated vector test (#284)Tim Newsome4-10/+248
2020-05-26Test semihosting calls (#280)Tim Newsome9-5/+205
2020-05-18Parse "cannot insert breakpoint" message. (#279)Tim Newsome1-1/+8