index
:
riscv-tools/riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
debug
/
targets
/
RISC-V
/
spike32-2.py
Age
Commit message (
Expand
)
Author
Files
Lines
2024-05-01
[debug tests] increase remotetimeout for all spike-based targets (#553)
Anatoly Parshintsev
1
-1
/
+1
2023-07-17
debug: Add support_unavailable_control property.
Tim Newsome
1
-0
/
+1
2022-10-12
Get coverage of progbuf FPR accesses.
Tim Newsome
1
-1
/
+2
2022-05-31
Address pylint warnings. (#385)
Tim Newsome
1
-2
/
+2
2019-12-18
Hardcode misa values for all spike targets. (#227)
Tim Newsome
1
-1
/
+2
2019-05-16
Cover with/without halt groups. (#191)
Tim Newsome
1
-1
/
+1
2019-04-08
Test lack of abstract CSR access. (#187)
Tim Newsome
1
-1
/
+2
2018-12-31
Add testing of run-test/idle cases.
Tim Newsome
1
-1
/
+1
2018-08-29
Add test case for `riscv expose_custom`.
Tim Newsome
1
-0
/
+1
2018-03-01
Test debugging with/without a program buffer
Tim Newsome
1
-1
/
+1
2017-12-27
Test FPRs that aren't XLEN in size.
Tim Newsome
1
-1
/
+1
2017-09-29
Fix tests to work in multi-gdb mode.
Tim Newsome
1
-1
/
+1
2017-09-21
Add coverage for single-core non-rtos OpenOCD.
Tim Newsome
1
-1
/
+1
2017-08-28
Increase remotetimeout for spike targets.
Tim Newsome
1
-0
/
+1
2017-08-28
Make pylint happy.
Tim Newsome
1
-1
/
+1
2017-08-28
Make the debug tests aware of multicore.
Tim Newsome
1
-0
/
+11