index
:
riscv-tools/riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Branch
Commit message
Author
Age
ceasetest2
Check basic debugging still works in CeaseMulti
Tim Newsome
21 months
debug
Add debug statement.
Tim Newsome
4 years
debug_disassemble
debug: On failure, disassemble close instructions.
Tim Newsome
22 months
disable_unavailable
debug: Disable Unavailable tests.
Tim Newsome
9 months
master
Remove `debug/test` binary file (#574)
Evgeniy Naydanov
7 days
misc
Make newer version of pylint happy.
Tim Newsome
5 years
python3
Move to Python 3.
Tim Newsome
5 years
riscv-tests-sail
removed the env/ directory, which was a submodule dir. replaced at a higher l...
William McSpaddden
3 months
tmp
tmp
Andrew Waterman
5 years
trigger_priority
Remove ineffective tests.
Tim Newsome
2 years
[...]
Age
Commit message
Author
Files
Lines
2018-02-09
Test resuming from a trigger.
resume_from_trigger
Tim Newsome
3
-10
/
+9
2018-02-07
Link scripts shouldn't be executable.
Tim Newsome
1
-0
/
+0
2018-01-08
Deal with gdb reporting pmpcfg0 not existing.
Tim Newsome
2
-3
/
+16
2018-01-05
Add test for multicore failure
Tim Newsome
2
-5
/
+40
2018-01-02
Test access exception behavior for illegal addresses (#111)
Andrew Waterman
2
-0
/
+71
2017-12-27
Test FPRs that aren't XLEN in size.
Tim Newsome
6
-8
/
+20
2017-12-21
Add all-tests target.
Tim Newsome
1
-1
/
+3
2017-12-21
Merge pull request #110 from riscv/bump_env
Megan Wachs
1
-5
/
+5
2017-12-21
tests: bump env to pick up new names for CSRs
Megan Wachs
1
-5
/
+5
2017-12-20
Remove `set arch riscv:rv%d`
Tim Newsome
1
-1
/
+0
[...]