index
:
riscv-tools/riscv-openocd.git
FE_402_fix
__archive__
add_macos_build
autoconf
bscan_optimization
bscan_tunnel
buf_sget
build32
busy
compliance_dev
debug-log-reg-failure
deinit
dmi_read
dmstatus_version
dsp5680_build
eclipse_memory_read
eclipse_multicore_fix
examine_command
examine_unavailable_harts
examine_unavailable_harts_backup
examine_unavailable_harts_rebase
examine_unavailable_harts_squash
fence_i_fix_for_release
fix-halt-reason-after-singlestep
fix_macbuild
gd32vf103
gdb_next_port
gitignore-build
global
halt_examine
haltreq
hypervisor_translate
jlink
log_output
macbuild
macro
manual_hwbp
master
mem64
mpsse_flush
multicore
new_bscan_approach
newprogram
nohartstatus
old_fixes_and_eclipse_memory_read
old_triggers
print_port
race
rbb_cleanup
regcache
regression_test_janmat_experim
release
remove-slot_t-from-riscv-013
reset_test
reverse-resume-order
riscv
riscv-batch-cleanup
riscv-compliance
riscv-compliance-dev
s2_increment
sba_tests
set_group
static
travis-nop
update_defines
us_xds110
vector2
winbuild
wip
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
target
/
riscv
Age
Commit message (
Expand
)
Author
Files
Lines
2024-04-14
Merge pull request #1040 from rivos-eblot/dev/ebl/read_mem_dmibase
Evgeniy Naydanov
1
-1
/
+5
2024-04-14
Merge pull request #1023 from en-sc/en-sc/check-ac-busy
Evgeniy Naydanov
1
-80
/
+239
2024-04-11
target/riscv: check `abstractcs.busy`
Evgeniy Naydanov
1
-6
/
+73
2024-04-11
target/riscv: introduce `examine_dm()` function
Evgeniy Naydanov
1
-73
/
+131
2024-04-10
target/riscv: cache `abstractcs.busy` in `dm013_info_t`
Evgeniy Naydanov
1
-2
/
+36
2024-04-05
target/riscv: read registers are not valid on a running target
Evgeniy Naydanov
1
-1
/
+2
2024-04-04
target/riscv: Add missing DM base offset to read_memory_bus_v1()
Emmanuel Blot
1
-1
/
+5
2024-03-21
[NFC] target/riscv: refactor `init_registers()`
Evgeniy Naydanov
3
-379
/
+529
2024-03-07
Merge up to 07141132a7d787005c0829618a60b4a842be7847 from upstream
Evgeniy Naydanov
1
-1
/
+1
2024-02-27
Merge pull request #977 from kr-sc/kr-sc/improve-riscv-controls
Evgeniy Naydanov
2
-80
/
+68
2024-02-24
src/target/riscv: Help older compilers
Sevan Janiyan
1
-1
/
+1
2024-02-21
Merge pull request #1014 from riscv-collab/riscv-batch-cleanup
Evgeniy Naydanov
5
-82
/
+93
2024-02-16
Merge pull request #1016 from tom-van/free-dm-target_list
Evgeniy Naydanov
1
-0
/
+25
2024-02-15
Fixes of review findings
riscv-batch-cleanup
Jan Matyas
1
-3
/
+7
2024-02-13
target/riscv: Improve riscv controls that manage the set of available trigger...
Kirill Radkin
2
-80
/
+68
2024-02-12
Merge pull request #1011 from en-sc/en-sc/wa-halt-groups
Jan Matyas
1
-0
/
+6
2024-02-11
target/riscv: free dm and target_list structures
Tomas Vanek
1
-0
/
+25
2024-02-09
Merge pull request #1013 from riscv/dm-calls-cleanup
Jan Matyas
1
-10
/
+11
2024-02-09
Merge pull request #1008 from en-sc/en-sc/from_upstream
Jan Matyas
1
-1
/
+1
2024-02-06
riscv/program: Removed dead code for restoring register values
Jan Matyas
2
-23
/
+0
2024-02-06
Fixes and cleanup in riscv batch and related functions
Jan Matyas
5
-81
/
+88
2024-02-05
Cosmetic cleanup of dm_*() calls in riscv-013.c
Jan Matyas
1
-10
/
+11
2024-02-02
target/riscv: set `state` and `debug_reason` in `riscv_halt_go_all_harts()`
Evgeniy Naydanov
1
-0
/
+6
2024-01-29
Merge up to 9659a9b5e28dc615dfb508d301fdd8fa426c191b from upstream
Evgeniy Naydanov
1
-1
/
+1
2024-01-28
target: get_gdb_arch() accepts target via const pointer
Evgeniy Naydanov
1
-1
/
+1
2024-01-26
Revert "break from long loops on shutdown request"
Evgeniy Naydanov
4
-18
/
+0
2024-01-25
Merge pull request #997 from en-sc/en-sc/priv-access
Jan Matyas
2
-9
/
+14
2024-01-25
Merge pull request #1002 from en-sc/en-sc/arch-state
Jan Matyas
1
-0
/
+8
2024-01-25
Merge pull request #995 from en-sc/en-sc/ctx-fix
Jan Matyas
1
-4
/
+8
2024-01-24
target/riscv: report info about target during `poll`
Evgeniy Naydanov
1
-0
/
+8
2024-01-23
target/riscv: move read redirection for `priv` to `riscv-013.c`
Evgeniy Naydanov
2
-9
/
+14
2024-01-18
Merge pull request #992 from en-sc/en-sc/remove-hart-count
Jan Matyas
3
-26
/
+1
2024-01-18
Merge pull request #990 from en-sc/en-sc/dmi-defines
Jan Matyas
1
-6
/
+6
2024-01-18
Merge pull request #991 from en-sc/en-sc/dm-dmi-address-conversion
Jan Matyas
3
-112
/
+122
2024-01-16
target/riscv: cleanup `get_riscv_debug_reg_ctx()`
Evgeniy Naydanov
1
-4
/
+8
2024-01-16
target/riscv: fix addressing in `dm_read`/`dm_wirte`
Evgeniy Naydanov
3
-112
/
+122
2024-01-16
target/riscv: remove `riscv_hart_count()`
Evgeniy Naydanov
3
-26
/
+1
2024-01-10
[NFC] target/riscv: use defined constants in `dmi_*_t` enums
Evgeniy Naydanov
1
-6
/
+6
2024-01-09
break from long loops on shutdown request
Evgeniy Naydanov
4
-0
/
+18
2023-12-22
rename dbgbuf to progbuf
Parshintsev Anatoly
5
-70
/
+69
2023-12-22
introduce execution status for riscv_program
Parshintsev Anatoly
5
-80
/
+140
2023-12-15
Clean up clang static analyzer complaints.
Tim Newsome
2
-30
/
+27
2023-12-11
Merge pull request #959 from en-sc/en-sc/progbuf-mem-write
Tim Newsome
5
-146
/
+273
2023-12-07
Update riscv/debug_defines (to sync with riscv-debug-spec:40b9a05)
Kirill Radkin
5
-1297
/
+850
2023-12-07
target/riscv: improve error handling in `write_memory_progbuf()`
Evgeniy Naydanov
5
-146
/
+273
2023-12-01
target/riscv: avoid using VLA in `log_debug_reg()`
Evgeniy Naydanov
1
-1
/
+6
2023-12-01
target/riscv: report helpfull location during register decode
Evgeniy Naydanov
1
-4
/
+6
2023-11-17
Merge pull request #963 from kr-sc/kr-sc/no-free-triggers
Tim Newsome
1
-1
/
+1
2023-11-16
Merge pull request #958 from riscv/set_field_get_field
Tim Newsome
5
-39
/
+73
2023-11-16
Merge pull request #957 from riscv/sbbusyerror
Tim Newsome
1
-7
/
+37
[next]